

國立交通大學

電子工程學系 電子研究所碩士班

碩士論文

矽基板上新穎結構的非揮發性記憶體與互補式金氧  
半場效電晶體的研究

Novel Structures of Nonvolatile Memory and CMOS on  
Bulk Silicon



研究生：陳宣凱

指導教授：簡昭欣 教授

中華民國 九十八 年 九 月

矽基板上新穎結構的非揮發性記憶體與互補式金氧  
半場效電晶體的研究

Novel Structures of Nonvolatile Memory and CMOS on  
Bulk Silicon

研 究 生：陳宣凱

Student : Hsuan-Kai Chen

指 導 教 授：簡昭欣

Advisor : Chao-Hsin Chien



A Thesis  
Submitted to Department of Electronics Engineering & Institute of Electronics  
College of Electrical Engineering and Computer Engineering  
National Chiao Tung University  
In Partial Fulfillment of the Requirements  
For the Degree of  
Master  
In  
Electronics Engineering  
September 2009  
Hsinchu, Taiwan

中華民國九十八年九月

# 矽基板上新穎結構的非揮發性記憶體與互補式金氧 半場效電晶體的研究

研究生：陳宣凱

指導教授：簡昭欣 教授

國立交通大學

電子工程學系 電子研究所碩士班



## 摘要


此論文在傳統矽基板上製做不同的新型結構元件，包含了非揮發記憶體與基板分割的場效電晶體。

首先，我們使用不同的結構來製做非揮發記憶體。傳統上，非揮發記憶體的閘極絕緣體堆疊結構為氧化矽—氮化矽—氧化矽，與單純一層氧化矽製做的邏輯元件有很大的差距。在我們的結構中，閘極電極下方與邏輯元件一樣只有單純一層氧化矽，而電荷捕捉層是由矽酸鉛退火型成的奈米微晶粒構成，此捕捉層的位置是在氮化矽的隔離層下方。而此隔離層下方並沒有源極／汲極的任何離子佈植。此結構的記憶體提供了寫入與抹除的特性，我們也會討論此元件的資料持久性與抗干擾的能力。這種結構的非揮發記

憶體對於未來希望在同一晶片上製做非揮發記憶體與邏輯元件的技術是非常有潛力的。若能把非揮發記憶體與邏輯元件製做在同一晶片上，可以有效提升系統的速度。

接著，我們在矽基板上製做了 n 型場效電晶體。這種三通道閘極的結構通常使用在絕緣體上矽基板上。我們發現蝕刻小部分的淺溝槽隔離氧化矽可以有效的改善元見的次臨界擺幅。並且可以降低臨界電壓。在本體效應的量測中，我們發現在比較窄的閘極寬度或是蝕刻比較深的淺溝槽隔離氧化矽之下，本體的電壓對通道的影響會受到側壁的空乏區的影響而阻隔。

最後，我們製做了同樣結構的 p 型場效電晶體。這些 p 型場效電晶體，與 n 型場效電晶體有類似的電性趨勢，在某些部份改善了電晶體的電性。因此在矽基板上製做的三通道元件可以改善 CMOS 元件的特性。



# **Novel Structures of Nonvolatile Memory and CMOS on Bulk Silicon**

Student : Hsuan-Kai Chen

Advisor : Dr. Chao-Hsin Chien

Department of Electronics Engineering & Institute of Electronics

National Chiao Tung University




In this thesis, we fabricated non-typical devices on the silicon bulk for nonvolatile memory and segment-MOSFET.

First, we will present a novel nonvolatile flash memory process with only silicon oxide under the gate electrode instead of the oxide-nitride-oxide structure. The storage layer, which is fabricated by hafnium silicate ( $\text{HfSiOx}$ ) as the trapping material, is deposited under the nitride spacer. No LDD dopant is implanted under the spacer stack, so there is no overlapped region between source/drain and gate electrode. These nonvolatile memories exhibit programming characteristics and erase characteristics. Also the retention and disturbance characteristics of these devices will be discussed. Since the fabrication process of the nonvolatile memory is similar to the logic device, the structure will become attractive if it is possible to fabricate the nonvolatile memory embedded with the logic device.

Next, we fabricated the segment n-MOSFET on the silicon bulk. The FINFET structure is usually fabricated on the SOI wafer. We found that the recess of shallow-trench-isolation oxide enhances the subthreshold swing characteristics and decreases the threshold voltage, and the body voltage is blocked during the body effect measuring.

Finally, the segment p-MOSFET was fabricated with the same process as the segment n-MOSFET. The trend of p-MOSFET is similar to n-MOSFET, so the FIN structure also improves some performance on silicon bulk for CMOS process.



# 誌謝

能在人生中走到這個階段，首先要先感謝我的父母對我的栽培跟容忍，讓我有機會可以無後顧之憂的念書到這邊，並且不必擔心太多事情。

而在論文完成的過程，最需要感謝的就是指導老師簡昭欣博士，老師提供了充分的研究資源讓我們可以盡情發揮，也裝潢了很舒服的研究室讓我們使用，而老師對研究嚴謹而對人溫和的態度也讓我們在努力提升自己的能力的同時，勇於跟老師討論課業上與課業外的各種問題。

感謝振華、豪育、明瑞、志彥、宗元、兆欽、世璋、豐綺、峻丞、家豪、治國、競之、宜憲、妍心和韶華等學長姐在實驗上最大的協助與不厭其煩的指導，讓我有所有的資源來完成我的研究。

還有實驗室同學欣哲、効諭、宇彥、登偉、敬倫、弘森、猛飛在共同研究時的討論與給我的幫助，還有在課業以外的生活，讓我的研究生涯更加豐富！

實驗室的柏錡、政庭、宗佑、文朋、耀陞、國永、宗霖、宏基、禎晏等學弟的大力幫忙，沒有你們的話，我的論文不可能順利完成！

除了我們實驗室之外，我也請教了很多其他實驗室同學或是學長姐學弟妹，也受了很多幫忙，因為我麻煩過的人實在太多，在這邊無法一一列出，但是實在非常感謝你們。

感謝交大奈米中心與國家奈米元件實驗室的所有研究員、工程師、操作員與行政人員在實驗上的協助，讓我能在最好的環境下做半導體製程的實驗並且學習到很多經驗。


也要感謝從大學時代開始，交大電子系所與外系所有指導過我的老師，在各位教授的課堂上一點一滴的學習，讓我的能力也一點一點的進步。

謝謝交大電子系所、幼幼社、系羽、圍棋社、還有至善協會的夥伴們，讓我在交大的期間除了課業上，在課業外也獲得了很大的舒壓與成就感，並且交到了許多好朋

友，也要感謝我在幼幼社與至善協會帶過的小朋友們，願你們的成長過程都能夠充實而且快樂！

最後要感謝我所有的家人跟朋友在我一生中給我的支持與鼓勵，還有希望去年過世的外婆在天之靈能夠一切安好。

在論文最後完成的過程中，莫拉克颱風在台灣造成了非常嚴重的八八水災，在電視上看到受災的慘狀為之鼻酸，卻沒有能力付出太多時間與金錢去幫忙，所幸看到全台灣人的凝聚力不下十年前的大地震，相信台灣的未來一定會更好。





# Contents

<b>Abstract (Chinese)</b> .....	i
<b>Abstract (English)</b> .....	iii
<b>Acknowledge</b> .....	v
<b>Contents</b> .....	vii
<b>Table Captions</b> .....	xi
<b>Figure Captions</b> .....	xii
<b>Chapter 1 Introduction</b> .....	<b>1</b>
1.1 Background .....	1
1.1.1 Background of Nonvolatile Memory .....	1
1.1.2 Background of Segmented MOSFET .....	3
1.2 Motivation .....	3
1.2.1 Motivation of Nonvolatile Memory .....	3
1.2.2 Motivation of Segmented MOSFET .....	4
1.3 Thesis Organization .....	4
<b>Chapter 2 Characteristics of Nonoverlapped Implantation</b>	
<b>Nonvolatile Memory</b> .....	<b>5</b>
2.1 Introduction .....	5
2.2 Device Fabrication .....	5
2.3 Results and Discussion .....	6

2.3.1 Measurement of Threshold Voltage -----	6
2.3.2 Drain Current vs Gate Voltage -----	7
2.3.2 Programming Characteristics -----	7
2.3.2.1 Programming Mechanism -----	7
2.3.2.2 Programming Properties -----	7
2.3.3 Erasing Characteristics -----	8
2.3.3.1 Erasing Mechanism -----	8
2.3.3.2 Erasing Properties -----	8
2.3.4 Retention Characteristics -----	9
2.3.4.1 Retention mechanism -----	9
2.3.4.2 Retention Properties -----	9
2.3.5 Disturbance Characteristics -----	10
2.3.5.1 Disturbance Mechanism -----	10
2.3.5.2 Disturbance Properties -----	10
2.4 Summary -----	11

## **Chapter 3 Characteristics of Segmented n-MOSFET ----- 32**

3.1 Introduction -----	32
3.2 Device Fabrication -----	32
3.3 Results and Discussion -----	33
3.3.1 Device Structure of 3-point SegFETs -----	33
3.3.2 Drain Current vs. Gate Voltage Curve -----	33
3.3.3 FIN Number and Electrical Properties -----	33
3.3.4 Drain Current vs. Gate Length -----	33
3.3.5 Threshold Voltage and Subthreshold Swing vs. Gate length -----	34

3.3.6 Device structure of 4-point Devices -----	35
3.3.7 Threshold Voltage vs. Gate length on 4-point Devices -----	35
3.3.8 Threshold Voltage vs. Gate width on 4-point Devices -----	35
3.3.9 Body Effect on 4-point Devices -----	35
3.3.10 Kink Effect -----	36
3.4 Summary -----	36

**Chapter 4 Characteristics of Segmented p-MOSFET ----- 53**

4.1 Introduction -----	53
4.2 Device Fabrication -----	53
4.3 Results and Discussion -----	53
4.3.1 Device Structure of 3-point SegFETs -----	53
4.3.2 Drain Current vs. Gate Voltage Curve -----	54
4.3.3 FIN Number and Electrical Properties -----	54
4.3.4 Drain Current vs. Gate Length -----	54
4.3.5 Threshold Voltage and Subthreshold Swing vs. Gate length -----	55
4.3.6 Device structure of 4-point Devices -----	55
4.3.7 Threshold Voltage vs. Gate length on 4-point Devices -----	56
4.3.8 Threshold Voltage vs. Gate width on 4-point Devices -----	56
4.3.9 Body Effect on 4-point Devices -----	56
4.4 Summary -----	57


**Chapter 5 Conclusion and Future Work ----- 67**

5.1 Conclusions -----	67
5.2 Future work -----	68

5.2.1 Future Work of Nonoverlapped Implantation Nonvolatile Memory ----- 68  
5.2.2 Future Work of Segmented MOSFET ----- 68

**Reference ----- 69**


**Vita ----- 73**



# Table Captions

## Chapter 2

Table 2-1 electrical properties of nonoverlapped implantation nonvolatile memory -----12



# Figure Captions

## Chapter 2

Fig. 2-1 structures of nonoverlapped implantation nonvolatile memory -----	13
Fig. 2-2 fabrication process of nonoverlapped implantation nonvolatile memory -----	14
Fig. 2-3 TEM picture of nonoverlapped implantation nonvolatile memory -----	15
Fig. 2-4 structure of logic device with similar fabrication process of nonoverlapped implantation nonvolatile memory -----	16
Fig. 2-5 ID-VG curves of two states with(a) dry oxide (b) TEOS oxide as the tunneling/blocking oxide -----	17
Fig. 2-6 channel-hot-electron injection programming mechanism -----	18
Fig. 2-7 programming characteristics with different tunneling/blocking oxide -----	19
Fig. 2-8 programming characteristics with different gate bias -----	20
Fig. 2-9 programming characteristics with different drain bias -----	21
Fig. 2-10 band-to-band-hot-hole injection erasing mechanism -----	22
Fig. 2-11 erasing characteristics with different tunneling/blocking oxide -----	23
Fig. 2-12 erasing characteristics with different gate bias -----	24
Fig. 2-13 erasing characteristics with different drain bias -----	25
Fig. 2-14 retention characteristics with (a)dry oxide (b)TEOS oxide as the tunneling/blocking oxide -----	26
Fig. 2-15 electrons trapped in the spacer (a)before (b)after the charge migration -----	27
Fig. 2-16 NOR array circuit for nonvolatile memory -----	28
Fig. 2-17 read disturbance characteristics with (a)dry oxide (b)TEOS oxide as tunneling/blocking oxide -----	29
Fig. 2-18 gate disturbance characteristics with (a)dry oxide (b)TEOS oxide as	

tunneling/blocking oxide ----- 30

Fig. 2-19 drain disturbance characteristics with (a)dry oxide (b)TEOS oxide as

tunneling/blocking oxide ----- 31

## Chapter 3

Fig. 3-1 fabrication process of Segmented MOSFET ----- 37

Fig. 3-2 TEM pictures of Segmented MOSFET ----- 38

Fig. 3-3 scheme of top view of Segmented MOSFET ----- 39

Fig. 3-4 ID-VG curves for(a) different STI recess thickness (b) different gate length ---- 40

Fig. 3-5 on current vs. FIN number for (a)10nm (b)15nm (c)30nm STI oxide recess ---- 41

Fig. 3-6 threshold voltage vs. FIN number for (a)10nm (b)15nm (c)30nm STI oxide recess

----- 42

Fig. 3-7 on current vs. gate length which on current is normalized by (a) top gate width (b) total gate width ----- 43

Fig. 3-8 threshold voltage vs. gate length ----- 44

Fig. 3-9 subthreshold swing vs. gate length ----- 45

Fig. 3-10 scheme of sidewall depletion region with different STI recess thickness ----- 46

Fig. 3-11 scheme of top view of 4-point FINFET ----- 47

Fig. 3-12 threshold voltage vs. gate length on 4-point FINFET ----- 48

Fig. 3-13 threshold voltage vs. gate width on 4-point FINFET ----- 49

Fig. 3-14 scheme of sidewall depletion region with different gate width ----- 50

Fig. 3-15 body effect between different gate width ----- 51

Fig. 3-16 ID-VD curves for (a) 10nm (b) 15nm (c) 30nm STI oxide recess ----- 52

## Chapter 4

Fig. 4-1 ID-VG curves for(a) different STI recess thickness (b) different gate length ---- 58

Fig. 4-2 on current vs. FIN number for (a)10nm (b)15nm (c)30nm STI oxide recess ----- 59

Fig. 4-3 threshold voltage vs. FIN number for (a)10nm (b)15nm (c)30nm STI oxide recess  
----- 60

Fig. 4-4 on current vs. gate length which on current is normalized by (a) top gate width (b)  
total gate width ----- 61


Fig. 4-5 threshold voltage vs. gate length ----- 62

Fig. 4-6 subthreshold swing vs. gate length ----- 63

Fig. 4-7 threshold voltage vs. gate length on 4-point FINFET ----- 64

Fig. 4-8 threshold voltage vs. gate width on 4-point FINFET ----- 65

Fig. 4-9 body effect between different gate width ----- 66





# Chapter 1

## Introduction

### 1.1 Background

#### 1.1.1 Background of Nonvolatile Memory

Nonvolatile memory (NVM) with metal-oxide-semiconductor(MOS) technologies has developed rapidly for mobile electronics products. For example, cell phones, digital cameras, USB flash device, and mp3 walkman all need large storage capacity of NVM.

Volatile memory will lose stored information once the power supply is switched off. The other kind of memory is nonvolatile memory, which does not lose stored data when the power supply is turned off.

*D. Kahng* and *S. M. Sze* invented the first floating-gate nonvolatile semiconductor memory at Bell Labs[1]. Recently, flash memory, which has a byte-selectable programming and sector erasing operation is the most widespread nonvolatile memory. Nevertheless, the floating-gate nonvolatile memory has several drawbacks. Firstly, the poly-silicon floating-gate is a low-resistance semiconductor, so the stored charges can move freely in the floating-gate and will be easily leaked directly through the tunneling oxide, especially after the tunneling oxide is damaged during P/E cycles. Secondly, if the gate oxide is grown thickly to prevent the leakage current, which make the retention and endurance properties degenerate. Thirdly, scaling the floating-gate cell below the  $0.1 \mu\text{m}$  feature size will be difficult because of the high field stress on the scaled-down oxide.

To circumvent these limitations mentioned above, new memory-cell structures with discrete traps as the charge storage elements, e.q. metal-nitride-oxide-silicon (MNOS) [2]

memory has been demonstrated as the promising candidates in the flash memory application. However, the MNOS devices faces the problem that the leakage of the stored charges from trapping layer SiN to control gate, so the top oxide has to be introduced into the inter-layer between the control gate and the nitride layer, then the oxide-nitride-oxide (ONO) gate dielectric stack has been invented to improve the disadvantages[3][4]. Therefore, the silicon-oxide-nitride-oxide-silicon (SONOS) devices show greater retention and program/erase efficiency than MNOS counterparts.

While scaling down the devices, high-k dielectric materials would be able to maintain an equivalent potential difference between the gate and the device body for a greater thickness to silicon oxide. Moreover, to achieve a memory window that can differentiate between stable programmed and erased states, using high-k dielectric trapping layer can provide sufficiently high node density for the memory. Hafnium oxide ( $\text{HfO}_2$ ) is considered to be a promising candidate for the charge trapping layer for the SONOS-type flash memory instead of nitride film [5].  $\text{HfO}_2$  is expected to have better charge trapping characteristics than conventional nitride films for sufficient density of trap states and deep trap energy level for electrons to achieve longer retention time[6][7].

Unfortunately, many concerns still remain for conventional SONOS structure memory though the trapping layer is  $\text{HfO}_2$ . For example, erase saturation and vertical stored charge migration are two major drawbacks. So, nanocrystal memories with very local storage have been invented [8]. Unlike volume distributed charge traps memories, nanocrystals can be uniformly deposited as two-dimensional distribution on a thin tunnel oxide. The charge can be stored locally in the nanocrystal due to the well-isolation of nanocrystals from each other. The nanocrystals can be formed self-assembly by rapid thermal annealing after depositing an thin metal layer in the gate oxide as the trapping layer.

## 1.1.2 Background of Segmented MOSFET

The dimensions of CMOS devices are continued to scale down for several decades to achieve some advantages such as high performance, high device density, low operation voltage and low cost. As scaling down the devices, the short channel effect (SCE) becomes the major issue to influence the device performance. There are several methods to reduce the SCE such as forming ultra-shallow source/drain junction, raising the substrate doping concentration, and reducing the gate dielectric thickness [9]. However, in the sub-45nm technology node, the SCE of conventional planar CMOS is still a significant limitation. It is clearly claimed that new device structures and new materials will be needed to satisfy the device and circuit requirements [10]. Several non-classical structures such as ultra-thin body (UTB) silicon-on-insulator (SOI) MOSFETs [11][12], double-gate (DG) FETs [13], tri-gate FETs [14],  $\Pi$ -gate FETs [15], and gate-all-around FETs [16] have been invented to increase the gate controllability and to suppress the SCE. On the other hand, high-dielectric constant (high-k) dielectrics have been employed to reduce effective oxide thickness (EOT) and gate leakage current while scaling down the gate dielectric thickness [17][18]. However, FINFETs with one channel FIN couldn't provide enough channel width if we need larger driving current. So more than one parallel FINs in one transistor is invented, and which is superior to planar SOI device for most applications [19].

## 1.2 Motivation

### 1.2.1 Motivation of Nonvolatile Memory

Recently, the embedded memory in CMOS logic device is attractive to improve system speed. However, the ONO gate dielectric in NVM is not a good structure for logic devices due to their trapping property. So we fabricated spacer-trap NVM devices. The fabrication process

is near to the logic devices. The spacer material is changed and the overlap implant is not doped in NVM memories devices.

### **1.2.2 Motivation of Segmented MOSFET**

The SOI wafer is more expensive than bulk wafers. We fabricated the parallel FINs devices on the bulk wafer, which is called segmented bulk MOSFET(segFET), by recessing the oxide which is deposited for the shallow-trench-isolation(STI) to compare the device characteristics between different recess thickness and device dimensions.

## **1.3 Thesis Organization**

We will propose a new structure of nonvolatile memory without complex oxide-nitride-oxide gate stack in chapter 2. In chapter 3, the fabrications and electrical characteristics of Segmented n-MOSFET will be demonstrated. Then the Segmented p-MOSFET with the same fabrication processes is demonstrated. Finally the conclusions and future work of this thesis will be given in chapter 5.

# Chapter 2

## Characteristics of Nonoverlapped Implantation Nonvolatile Memory

### 2.1 Introduction

SONOS memories have been developed as two-bit-per-cell operation for high density nonvolatile memory (NVM). Novel operating schemes and array designing offer improved performance and cell area, such as CHISEL and buried diffusion bit-line ,etc.[20] Nevertheless, such SONOS devices are facing difficulties while scaling down, such as two-bit operation and oxide-nitride-oxide down scaling. Recently, the use of SiN spacers as the charge trapping media has provided another means of these issues [21]. Fuduka et al.[22] reported SiN sidewall between silicon oxide spacer and polysilicon gate for NV applications. Jeng et al.[23] reported nonoverlapped implantation (NOI) devices with SiN spacer as trapping media. The NOI devices can be manufactured without additional masks and complex process such as ONO dielectrics. For two-bit operation, the trapping spacers are physically separated by the gate electrode and gate oxide, so the scaling risk of two-bit charge merging can be avoided in NOI devices. Furthermore, these advantages are attractive for embedded NVM applications in standard logic CMOS technologies to improve the system operation speed. We choose HfO<sub>2</sub> and HfSiO<sub>x</sub> for trapping layer under the SiN spacer for these NVM devices. The structure is shown in Fig. 2-1.

### 2.2 Device Fabrication

The schematic diagram of the fabrication process is illustrated in Fig. 2-2. First, the

active region was defined by LOCOS process. Then 100Å gate oxide was grown in dry oxide furnace after RCA clean. Subsequently, 2000 Å amorphous silicon was deposited as gate electrode. After poly gate was defined and etched, 50 Å TEOS oxide or dry oxide was deposited as tunneling oxide and blocking oxide. We noted that the dry oxide can provide better interface quality than TEOS oxide as the tunneling oxide since the oxide is grown from single crystal silicon, but the dry oxide on the sidewall might show worse quality than TEOS oxide because the dry oxide is grown from amorphous silicon. After solid phase crystallization (SPC) was performed, 50 Å high-k trapping layer was deposited as trapping layer. SiN was then deposited and etched to form spacer, which has higher k value than SiO. Nanocrystal trapping layer was performed at 900°C for 60 sec. Fig. 2-3 is the TEM picture of the nanocrystal, which is grown just for a capacitor structure and then annealed at the same conditions. Gate, source and drain were doped by a self-aligned ion implantation. After S/D formation, which was activated at 1000°C for 10 sec, SiO passivation and AlSiCu metallization were performed to complete the spacer trap NVM. This gate stack contains only dry oxide and gate electrode, so this process is similar to the logic devices. For example, if the LDD and other dopants are implanted before spacer formation, this device might be used as logic device. The logic device structure is shown in Fig. 2-4.

## **2.3 Results and Discussion**

### **2.3.1 Measurement of Threshold Voltage**

The threshold voltage measurement is constant current method in Id-Vg curve. We observed that Id was limited at small Vd, due to the channel resistance under the spacer is large. Therefore, the drain voltage is applied at 2V in our Id-Vg measurement for threshold voltage.

## **2.3.2 Drain Current vs Gate Voltage**

The ID-VG curves are shown in Fig. 2-5(a),(b), and the characteristics is shown in Table 2-1. We choose 10V gate stress and 8V drain stress for 1ms to measure the programmed state. The subthreshold swing is about 200~300mV/decade at erase state. Because the region of the substrate under the spacer is not implanted as LDD source/drain, the channel under the spacer is more difficult to turn on than the channel under the gate electrode. Thus the subthreshold swing is large. After programmed, the channel under the spacer with larger resistance regress the subthreshold swing to 250~450mV/decade.

## **2.3.2 Programming Characteristics**

### **2.3.2.1 Programming Mechanism**

In this chapter, the programming scheme is executed by using channel hot electron injection (CHEI) to move charge in trapping layer, thus threshold voltage could be changed. Fig. 2-6 shows the hot electron injection scheme and band diagram in this spacer trap NVM. The electrons are hot because they are accelerated in the channel and heated into high-energy state. A part of the electrons owns energy which is higher than the barrier height of the SiO<sub>2</sub>/Si conduction band, so the electrons can surmount the barrier and are injected into the trapping layer.

### **2.3.2.2 Programming Properties**

The program characteristics with different tunneling/blocking oxide are shown in Fig. 2-7. The TEOS oxide provides better programming speed at long stress due to the oxide quality above the NOI channel because the TEOS oxide contains more interface states than dry oxide grown from single crystal silicon and the TEOS oxide can provide more tunneling

paths. The program characteristics with different gate bias are shown in Fig. 2-8. The programming speed is faster with the higher gate voltage because the charges are with more energy. Furthermore, the gate bias provides larger electric field and enhances the tunneling. The program characteristics with different drain bias are shown in Fig. 2-9. The programming speed isn't corresponding to the drain voltage. We can see that the best programming efficiency isn't with the largest drain voltage. There are two possible explanations. First, the distribution of the electrons in the spacer of smaller programming voltage might cause more threshold voltage shift. Second, the gate oxide might be destroyed at high programming voltage.

### **2.3.3 Erasing Characteristics**

#### **2.3.3.1 Erasing Mechanism**

The erase scheme is executed by band-to-band hot hole, which is shown in Fig. 2-10. The drain is applied on a positive voltage while the gate is applied on a negative voltage. The holes have high energy while they reach the oxide are injected in to the trapping layer to neutralize the trapped electrons and the threshold voltage decreases.

#### **2.3.3.2 Erasing Properties**

Fig. 2-11 shows the erase characteristics with different tunneling/blocking oxide after pre-programming. 1V threshold voltage shift pre-programming. The pre-programming time is about 0.1ms and the pre-programming gate/drain voltages are 10V/8V. The TEOS oxide on sidewall provides better blocking ability for gate injection than amorphous-Si dry oxide. Due to the gate injection from gate into nanocrystal at sidewall of poly gate, we observe that the erase curve raise after 1ms. Fig. 2-12 shows the erase characteristics with different gate bias. Before 10 $\mu$ s, 10V gate voltage provides little better erase speed, but the gate injection is also



enhanced at higher gate voltage after 0.1ms. Fig. 2-13 shows the erase characteristics with different drain bias. Similar to programming characteristics, we can see that the best erase efficiency isn't with the largest drain voltage, due to the electric field profile and the trap position.

## 2.3.4 Retention Characteristics

### 2.3.4.1 Retention mechanism

Retention is an important reliability issue for non-volatile memory. The de-trapping of the electrons trapped in the trapping layer decreases the threshold voltage, thus the window between program-state and erase-state becomes narrower. Normally, there's more charge loss at higher temperature.

### 2.3.4.2 Retention Properties

As shown in Fig. 2-14(a),(b) , after 1.5V of threshold voltage shift by programming, the retention properties is almost remain at the same threshold voltage for 1000s at 25°C . After 1000s the threshold voltage even increases with waiting time. Like most retention characteristics, the retention curves for 125°C are under 25°C , so the charge loss is more at higher temperature. However, it's not a typical trend in a retention curve for NVM that the threshold voltages increase by time. The threshold voltage drops or remains at first 1000s, and then some of the threshold voltages are raised after. One possible reason is that the device might be programmed while measuring  $I_D-V_G$  curves. But after measuring  $I_D-V_G$  for 20 cycles at 0s and 10000s, the threshold voltage doesn't change as the retention curve. So this non-typical trend isn't caused by the programming effect at the  $I_D-V_G$  measurement after each waiting time. The mechanism of the threshold voltage raising may be caused by the thermal migration of the charge in nitride spacer. As shown in Fig. 2-15, the migration of trapped charges changes the threshold

voltage. According to the equation,

$$\Delta V_{FB} = -\frac{Q_0 x_0}{C_0 d}$$

, where  $Q_0$  is the oxide trapped charge,  $C_0$  is the oxide capacitance,  $d$  is oxide thickness, and  $x_0$  is the distance from gate electrode to trapped charge. While the trapped electrons move to the substrate, the flat-band voltage is affected more due to the increasing of  $x_0$ .

## 2.3.5 Disturbance Characteristics

### 2.3.5.1 Disturbance Mechanism

The read disturbance takes place under the applied stress while reading the cell. The applied read voltage might turn on the channel or enhances tunneling to make electrons in the substrate into trapping layer and then the threshold voltage changes. Memory cells are often put in arrays to reduce the memory area and to simplify outside electric circuits. Therefore, the drain disturbance and gate disturbance need to be considered while neighboring cells especially un-programmed cells are stressed during some cell is being programmed. Fig. 2-16 shows the schematic circuitry of a memory array. During programming cell A, gate disturbance occurs in the cell B and same for those cells connected with the same word-line because the gate stress is applied to the same word-line (WL). This is called gate disturbance. During programming cell A, drain disturbance occurs in the cell C and same for those cells connected with the same bit-line because the drain stress is applied to the same bit-line (BL). This is called drain disturbance.


### 2.3.5.2 Disturbance Properties

Fig. 2-17~19 show the read, gate, and drain disturbance characteristic, respectively. The threshold voltage shifts with the stress time, especially after 100s for all three kinds of

disturbance. After 100s of stress, electrons are programmed into the trapping layer due to the high gate voltage in gate disturbance measurement, high drain voltage in drain disturbance measurement, and the channel which the carriers are “not so hot” with lower energy than the programming operation causes read disturb. And the dry oxide provides better blocking ability than the TEOS oxide above the NOI channel.

## 2.4 Summary


The programming speed of these devices shows programming properties by CHE programming mechanism. However, the erase saturation limits the erase properties. The retention is good, but the charge injected into the nitride spacer redistribution make the threshold voltage increase by waiting time. The disturbance curves show that these devices are a little programmed after 100s gate/drain/read stress.



trapping layer	tunneling/blocking oxide	initial SS(mV/decade)	programmed SS(mV/decade)
HfSiOx	dry oxide	274	402
HfSiOx	TEOS oxide	231	278

Table 2-1 electrical properties of nonoverlapped implantation nonvolatile memory





4

Fig. 2-1 structures of nonoverlapped implantation nonvolatile memory




Fig. 2-2 fabrication process of nonoverlapped implantation nonvolatile memory




Fig. 2-3 TEM picture of nonoverlapped implantation nonvolatile memory





Fig. 2-4 structure of logic device with similar fabrication process of nonoverlapped implantation nonvolatile memory



(a)



(b)




Fig. 2-5 ID-VG curves of two states with (a) dry oxide (b) TEOS oxide as the tunneling/blocking oxide




Fig. 2-6 channel-hot-electron injection programming mechanism




Fig. 2-7 programming characteristics with different tunneling/blocking oxide




Fig. 2-8 programming characteristics with different gate bias




Fig. 2-9 programming characteristics with different drain bias




Fig. 2-10 band-to-band-hot-hole injection erasing mechanism




Fig. 2-11 erasing characteristics with different tunneling/blocking oxide




Fig. 2-12 erasing characteristics with different gate bias







Fig. 2-13 erasing characteristics with different drain bias

(a)



(b)





Fig. 2-14 retention characteristics with (a)dry oxide (b)TEOS oxide as the tunneling/blocking oxide

(a)



(b)




Fig. 2-15 electrons trapped in the spacer (a)before (b)after the charge migration





Fig. 2-16 NOR array circuit for nonvolatile memory

(a)



(b)





Fig. 2-17 read disturbance characteristics with (a)dry oxide (b)TEOS oxide as tunneling/blocking oxide

(a)



(b)





Fig. 2-18 gate disturbance characteristics with (a)dry oxide (b)TEOS oxide as tunneling/blocking oxide

(a)



(b)





Fig. 2-19 drain disturbance characteristics with (a)dry oxide (b)TEOS oxide as tunneling/blocking oxide

# Chapter 3

## Characteristics of Segmented n-MOSFET

### 3.1 Introduction

Recently, body-tied FinFETs built on bulk silicon (Si) wafer have been demonstrated experimentally [24][25][26] and have shown several advantages over SOI FinFETs while keeping nearly the same scaling down characteristics [27] as those of SOI FinFETs. The device is called bulk FinFETs to differentiate from SOI FinFETs. The bulk FinFETs have been considered as a promising candidate for future CMOS technology because the devices have several advantages such as low cost, low defect density, no floating body effect, high heat transfer rate to the substrate, and nearly the same process flow as conventional bulk CMOS technology.



### 3.2 Device Fabrication

The fabrication process steps are illustrated in Fig. 3-1. First, a bulk silicon wafer was defined active region by shallow trench isolation process. After well formation and threshold voltage-adjust ion implantation, the STI oxide was recessed by a small amount for split conditions. Then the poly gate was formed and defined, just prior to the gate oxide oxidation. As a result, a tri-gate structure was achieved. After LDD and pocket implants, gate spacer was formed. Then the source/drain and gate was implants as self-alignment. The activation process and metal silicidation were the final steps of the front-end-of-line process. Fig. 3-2 is the TEM picture of the FIN structure.



## **3.3 Results and Discussion**

### **3.3.1 Device Structure of 3-point SegFETs**

The SegFET devices were fabricated by 28 nm CMOS process, for different gate lengths, gate widths, and FIN numbers. The thickness of the gate oxide is about 12~20 Å, and the gate-to-S/D contact length is most 30 nm without body contacts. The diagram of top view of the devices is shown in Fig. 3-3.

### **3.3.2 Drain Current vs. Gate Voltage Curve**

Fig. 3-4 shows the  $I_D$ -( $V_G$ - $V_{TH}$ ) curves for the SegFet devices, where  $V_{TH}$  is extracted by constant drain current method. Ion-Ioff ratio reaches  $10^8$ . And the curve between each STI-recess thickness is near to each other in the same gate length, so the channel properties are nearly beside threshold voltage. We noted that  $I_{on}/(W/L)$  increases with channel length. The trend is not typical as the short channel effect for short channel length devices. It will be explained after.

### **3.3.3 FIN Number and Electrical Properties**

As shown in Fig. 3-5, the on current, which is the drain current divided by the FIN number, isn't much dependent on the FIN number. Fig. 3-6 shows that the threshold voltage is also independent with the FIN number. So we assume that the interactions between the neighbor depletion regions which are parallel. The uniformity of the devices is good, since each FIN shows similar properties.


### **3.3.4 Drain Current vs. Gate Length**

In Fig. 3-7, the normalized  $I_{on}$  is small at short channel region for each STI-recess

conditions. We conjecture that the pocket implant concentration is too high that the dopants diffuses to the channel surface to increase the threshold voltage or diffuses to the source/drain LDD to increase the series resistance of source/drain. For the same top view width ( $W_{top}$ ), which is the real area of the chip, more recess devices provide larger on current, so the STI recess can maintain the driving current while scaling down. However, the on current of more STI-recess devices with the same real width ( $W_{total}=W_{top}+2*STI\ recess$ ) provides less normalized on current. Thus, the mobility of the devices with more STI-recess thickness decreases. It might be due to the pocket implant, and the sidewall-channel mobility degrades for more channel dopant concentration.

### 3.3.5 Threshold Voltage and Subthreshold Swing vs. Gate

#### length



As shown in Fig. 3-8, the threshold voltage increases as the channel length decreases, especially at the sub-100nm region. The short channel effect isn't the major effect at this region. Therefore, we calculated the subthreshold swing of these devices. Fig. 3-9 shows the subthreshold swing characteristics. The subthreshold swing curves show that the subthreshold swing of the shorter device is worse, and it's corresponding to the short effect. It's due to that the source/drain and pocket implantation profile couldn't match good, thus the series resistance dominates the threshold voltage. Therefore, the on current and threshold voltage trend don't show the short channel effect. Also, the subthreshold swing degenerates at short channel region because of the pocket implant profile.

We noted the subthreshold swing characteristics of the device with more STI recess thickness in smaller in Fig. 3-9. Obviously the "deeper" devices, which own more STI recess thickness, have smaller threshold voltages, as shown in Fig. 3-8. Fig. 3-10 is the scheme of different STI recess thickness. The deeper FINs' depletion region from sidewall enhanced


more volume of the FIN, thus the the inversion layer forms earlier than the device with less STI recess thickness. Therefore, the "fully-depleted likely" mechanism decreased the threshold voltage and improve the subthreshold swing.

### **3.3.6 Device structure of 4-point Devices**

To verify the fully-depleted effect, we measured other test structures, which have only one FIN but 4-point contacts, for body effect. The diagram of top view of the devices is shown in Fig. 3-11.

### **3.3.7 Threshold Voltage vs. Gate length on 4-point Devices**

Similar to former devices, the threshold voltages decreases as the gate length increases, due to the pocket implant, as shown in Fig. 3-12. Also, 30nm-STI-recess devices own smaller threshold voltage, due to the corner effect and the sidewall depletion region.



### **3.3.8 Threshold Voltage vs. Gate width on 4-point Devices**

Fig. 3-13 shows the relation between the channel width and threshold voltage. Certainly, the threshold voltage of more recess devices is smaller. Otherwise, the threshold voltage increases as the channel width, due to the top-sidewall channel ratio. As shown in Fig. 3-14 the sidewall channel affects more at narrower width, so the threshold voltage is suppressed.

### **3.3.9 Body Effect on 4-point Devices**

To verify that the depletion region of sidewall helps the inversion of channel, we measured the body effect. The threshold voltage shift is the difference of threshold voltage between  $V_{SB}=0V$  and  $V_{SB}=2V$ . According to the Eq.

$$\Delta V_{TH} = \frac{\sqrt{2 \epsilon_{Si} q N_a}}{C_{ox}} \left( (2\phi_B + V_{SB})^{\frac{1}{2}} - (2\phi_B)^{\frac{1}{2}} \right)$$

the threshold voltage will increase with  $V_{SB}$ . Fig. 3-15 shows the threshold shift-channel width curves. In deep-recess devices, the body voltage is blocked by the sidewall depletion region, so the threshold voltage shift is not much as shallow-recess devices. Similarly, the body voltage is blocked in the devices with narrower gate width.

### 3.3.10 Kink Effect

Fig. 3-16 shows the ID-VD curves of SegFET 3-point devices. The kink effect is obvious in 10 and 15 nm-recess devices but not obvious in 30nm-recess devices. The kink effect usually takes place at the partially-depleted devices on SOI wafer, but not in fully-depleted devices. According to Fig. 3-10, we may say that the depletion region of sidewall help the inversion earlier than conventional inversion mechanism of planar devices, so deep-STI-recess devices shows “fully depleted likely” characteristics.

## 3.4 Summary

The recess of STI oxide improves some characteristics of the devices. The operation speed is improved by the recess because the subthreshold swing is improved. However, the doping profiles of the LDD and pocket implant don't match well so we couldn't compare the short channel effect. We also noted that the sidewall depletion region affects the threshold voltage by corner effect. After measuring the body effect, the body voltage is blocked, and is dependent to the recess thickness and FIN width. Besides, the ID-VD curves also show that the FIN structure may cause fully depleted characteristics, like the devices on SOI wafer.




Fig. 3-1 fabrication process of Segmented MOSFET




Fig. 3-2 TEM pictures of Segmented MOSFET





Fig. 3-3 scheme of top view of Segmented MOSFET

(a)



(b)






Fig. 3-4  $I_D$ - $V_G$  curves for (a) different STI recess thickness (b) different gate length



(a)



(b)



(c)






Fig. 3-5 on current vs. FIN number for (a)10nm (b)15nm (c)30nm STI oxide recess

(a)



(b)



(c)





Fig. 3-6 threshold voltage vs. FIN number for (a)10nm (b)15nm (c)30nm STI oxide recess

(a)



(b)




Fig. 3-7 on current vs. gate length which on current is normalized by (a) top gate width (b) total gate width




Fig. 3-8 threshold voltage vs. gate length




Fig. 3-9 subthreshold swing vs. gate length




Fig. 3-10 scheme of sidewall depletion region with different STI recess thickness




Fig. 3-11 scheme of top view of 4-point FINFET




Fig. 3-12 threshold voltage vs. gate length on 4-point FINFET






Fig. 3-13 threshold voltage vs. gate width on 4-point FINFET




Fig. 3-14 scheme of sidewall depletion region with different gate width






Fig. 3-15 body effect between different gate width

(a)



(b)



(c)




Fig. 3-16  $I_D$ - $V_D$  curves for (a) 10nm (b) 15nm (c) 30nm STI oxide recess

# Chapter 4

## Characteristics of Segmented p-MOSFET

### 4.1 Introduction

In chapter 3, the characteristics of Si-bulk segmented n-MOSFET were shown. We'll show the characteristics of Si-bulk segmented p-MOSFET with the same CMOS process.

### 4.2 Device Fabrication

As last chapter, the fabrication process steps are illustrated in Fig. 3-1. First, a bulk silicon wafer was defined active region by shallow trench isolation process. After well formation and threshold voltage-adjust ion implantation, the STI oxide was recessed by a small amount for split conditions. Then the poly gate was formed and defined, just prior to the gate oxide oxidation. As a result, a tri-gate structure was achieved. After LDD and pocket implants, gate spacer was formed. Then the source/drain and gate was implants as self-alignment. The activation process and metal silicidation were the final steps of the front-end-of-line process.

### 4.3 Results and Discussion

#### 4.3.1 Device Structure of 3-point SegFETs

The same as NMOS chapter 2, the P-SegFET devices were fabricated by 28 nm CMOS process, for different gate lengths, gate widths, and FIN numbers. The thickness of the gate oxide is about 12~20 Å, and the gate-to-S/D contact length is most 30 nm without body contacts. The diagram of top view of the devices is shown in Fig. 3-3.

### 4.3.2 Drain Current vs. Gate Voltage Curve

Fig. 4-1 shows the  $I_D$ -( $V_G$ - $V_{TH}$ ) curves for the SegFet devices, where  $V_{TH}$  is extracted by constant drain current method. Ion-Ioff ratio reaches  $10^8$ . And the curve between each STI-recess thickness is near to each other in the same gate length, so the channel properties are nearly beside threshold voltage. We noted that  $I_{on}/(W/L)$  increases with channel length. The trend is not typical as the short channel effect for short channel length devices, the same as NMOS devices.

### 4.3.3 FIN Number and Electrical Properties

As shown on Fig. 4-2,  $I_{on}$ , which is the drain current divided by the FIN number, isn't much dependent on the FIN number. Fig. 4-3 shows the threshold voltage is also independent to the FIN number. So we assume that the interaction between the neighbor depletion regions which are parallel. The uniformity of the devices is good, since each FIN shows similar properties.

### 4.3.4 Drain Current vs. Gate Length

In Fig. 4-4, the normalized  $I_{on}$  is small at short channel region for each STI-recess conditions. We conjecture that the pocket implant concentration is too high that the dopants diffuses to the channel surface to increase the threshold voltage or diffuses to the source/drain LDD to increase the series resistance of source/drain. For the same top view width ( $W_{top}$ ), which is the real area of the chip, more recess devices provide larger on current, so the STI recess can maintain the driving current while scaling down. However, the on current of more STI-recess devices with the same real width ( $W_{total}=W_{top}+2*STI\ recess$ ) provides less normalized on current. Thus, the mobility of the devices with more STI-recess thickness decreases. It might be due to the pocket implant, and the sidewall-channel mobility degrades

for more channel dopant concentration.

### **4.3.5 Threshold Voltage and Subthreshold Swing vs. Gate length**

As shown in Fig. 4-5, the threshold voltage increases as the channel length decreases, especially at the sub-100nm region. The short channel effect isn't the major effect at this region. Therefore, we calculated the subthreshold swing of these devices. Fig. 4-6 shows the subthreshold swing characteristics. The subthreshold swing curves show that the subthreshold swing of the shorter device is worse, and it's corresponding to the short effect. It's due to that the source/drain and pocket implantation profile couldn't match good, thus the series resistance dominates the threshold voltage. Therefore, the on current and threshold voltage trend don't show the short channel effect. Also, the subthreshold swing degenerates at short channel region because of the pocket implant profile.

We noted the subthreshold swing characteristics of the device with more STI recess thickness in smaller in Fig. 4-6. Obviously the "deeper" devices, which own more STI recess thickness, have smaller threshold voltages, as shown in Fig. 4-5. Like NMOS, Fig. 3-10 is the scheme of different STI recess thickness. The deeper FINs' depletion region from sidewall enhanced more volume of the FIN, thus the inversion layer forms earlier than the device with less STI recess thickness. Therefore, the "fully-depleted likely" mechanism decreased the threshold voltage and improve the subthreshold swing.

### **4.3.6 Device structure of 4-point Devices**

To verify the fully-depleted effect, we measured other test structures, which have only one FIN but 4-point contacts, for body effect. The diagram of top view of the devices is shown in Fig. 3-12.

### 4.3.7 Threshold Voltage vs. Gate length on 4-point Devices

Similar to NMOS devices, the threshold voltages decreases as the gate length increases, due to the pocket implant, as shown in Fig. 4-7. Also, 30nm-STI-recess devices own smaller threshold voltage, due to the corner effect and the sidewall depletion region.

### 4.3.8 Threshold Voltage vs. Gate width on 4-point Devices

Fig. 4-8 shows the relation between the channel width and threshold voltage. Certainly, the threshold voltage of more recess devices is smaller. Otherwise, the threshold voltage increases as the channel width, due to the top-sidewall channel ratio. As shown in Fig. 3-14, the sidewall channel affects more at narrower width, so the threshold voltage is suppressed.

### 4.3.9 Body Effect on 4-point Devices

To verify that the depletion region of sidewall helps the inversion of channel, we measured the body effect. The threshold voltage shift is the difference of threshold voltage between  $|V_{SB}|=0V$  and  $|V_{SB}|=2V$ . According to the Eq.


$$|\Delta V_{TH}| = \frac{\sqrt{2 \epsilon_{Si} q N_d}}{C_{ox}} ( (|2\phi_B| + |V_{SB}|)^{\frac{1}{2}} - (|2\phi_B|)^{\frac{1}{2}} )$$

The threshold voltage will increase with  $|V_{SB}|$ . Fig. 4-9 shows the threshold shift-channel width curves. In deep-recess devices, the body voltage is blocked by the sidewall depletion region, so the threshold voltage shift is not much as shallow-recess devices. Similarly, the body voltage is blocked in the devices with narrower gate width.


## 4.4 Summary



The segmented p-MOSFET has similar properties to segmented n-MOSFET. The recess thickness of STI oxide improves some characteristics of the devices. The operation speed is improved by the recess because the subthreshold swing is improved. However, the doping profiles of the LDD and pocket implant don't match well so we couldn't compare the short channel effect. We also noted that the sidewall depletion region affects the threshold voltage by corner effect. After measuring the body effect, the body voltage is blocked, and is dependent to the recess thickness and FIN width. This phenomenon shows that the FIN structure may cause fully depleted characteristics, like the devices on SOI wafer.



(a)



(b)






Fig. 4-1 ID-VG curves of (a) different STI recess thickness (b) different gate length

(a)



(b)



(c)






Fig. 4-2 on current vs. FIN number for (a)10nm (b)15nm (c)30nm STI oxide recess

(a)



(b)



(c)





Fig. 4-3 threshold voltage vs. FIN number for (a)10nm (b)15nm (c)30nm STI oxide recess

(a)



(b)




Fig. 4-4 on current vs. gate length which on current is normalized by (a) top gate width (b) total gate width




Fig. 4-5 threshold voltage vs. gate length




Fig. 4-6 subthreshold swing vs. gate length




Fig. 4-7 threshold voltage vs. gate length on 4-point FINFET






Fig. 4-8 threshold voltage vs. gate width on 4-point FINFET




Fig. 4-9 body effect between different gate width

# Chapter 5

## Conclusion and Future Work

### 5.1 Conclusions

In this thesis, for the chapter 2, we propose a non-overlapped implantation nonvolatile memory, without oxide-nitride-oxide gate stack. The trapped charges are stored in the HfSiOx nanocrystal under the nitride spacer. The device exhibits programming characteristics with channel-hot-electron injection. And the band-to-band-hot-hole injection provides about 0.8V threshold voltage shift during the erase operation. However, the erase saturation is caused by the electrons injected from gate electrode into the parasitic trapping layer or nitride spacer. The threshold voltage almost has no drop at room temperature in the first 1000s during the retention measuring, but the migration of the trapped charges is the reason of the raising of the threshold voltage after 1000s. During the disturbance measuring, the threshold voltage is programmed higher after 100s disturbance stress. This device shows some nonvolatile memory characteristics, so the fabrication may be useful of NVM which is embedded with logic devices.

In chapter 3, we fabricated the segmented n-MOSFET with recess of shallow-trench-isolation oxide on silicon bulk. The recess reduces the threshold voltage and subthreshold swing by the sidewall depletion region and corner effect. However, the short channel effect is not observed due to the pocket implantation dose. Similar to the STI oxide recess, reducing of FIN width also decreases the threshold voltage. The body voltage is blocked at narrow FIN width or thicker STI oxide recess while measuring the body effect. So the FIN structures not only help some of the performance of the devices on SOI wafers, but also improve the performance on Si bulk wafers.

In chapter 4, the segmented p-MOSFET with the same fabrication process is discussed. Most of the trend is the same as the segmented n-MOSFET, so this structure can be used in CMOS devices.

## **5.2 Future work**

### **5.2.1 Future Work of Nonoverlapped Implantation**

#### **Nonvolatile Memory**

These NOI devices need to be improved in erase properties by better quality of tunneling and blocking oxide. How to make the thickness of tunneling oxide and blocking oxide independent is important to improve the erase characteristics without sacrificing the programming and retention properties. The spacer size control and junction profile need to be research for two-bit operation and charge re-distribution. Moreover, the spacer material can be replaced by other kinds of high-k material to reduce the NOI channel resistance. Also, the relatively logic devices should be fabricated to study about the NVM devices embedded in logic devices with similar process.

### **5.2.2 Future Work of Segmented MOSFET**

The pocket implantation needs to be controlled in a better profile so that we can compare the short channel effect between each condition. Also, we might want to design these devices in circuits for some applications in order to research the advanced applications in the future.

# References

- [1] D.Kahng and S. M. Sze, *Bell Syst. Tech. J.*, 46, 1288 (1967).
- [2] S. M. Sze, "Physics of Semiconductor Devices," 2nd Edition, John Wiley and Sons, p504, 1983.
- [3] Boaz Eitan, Paolo Pavan, Ilan Bloom, Efraim Aloni, Aviv Formmer, and David Finzi, "NROM: A Novel Localized Trapping, 2-Bit Nonvolatile Cell," *IEEE Electron Device Letters*, Vol. 21, No. 11, November 2000.
- [4] Jinkang Bu, and Marvin H. White, "Effects of Two-step High Temperature Deuterium Anneals on SONOS Nonvolatile Memory Devices," *IEEE Electron Device Letters*, Vol. 22, No. 1, January 2001.
- [5] Y. N. Tan, W. K. Chim, W. K. Choi, M. S. Joo, T. H. Ng, and B. J. Cho, "High- $\kappa$  HfAlO charge trapping layer in SONOS-type nonvolatile memory device for high speed operation," *IEDM Tech. Dig.*, 2004, pp. 889~892.
- [6] W. J. Zhu, Tso-Ping Ma, Takashi Tamagawa, J. Kim, and Y. Di, "Current Transport in Metal/Hafnium Oxide/Silicon Structure," *IEEE Electron Device Letters*, Vol. 23, No. 2, pp. 97~99, February 2002.
- [7] G. D. Wilk, R. M. Wallace, J. M. Anthony, "High- $\kappa$  gate dielectrics: Current status and materials properties considerations," *Applied Physics Review*, Vol. 89, No. 10, pp. 5243~5275, May 2001.
- [8] Y. H. Lin, C. H. Chien, C. H. Lin, C. Y. Chang, and T. F. Lei, "Novel Two-Bit HfO<sub>2</sub> Nanocrystal Nonvolatile Flash Memory," *IEEE Trans. Electron Devices*, Vol. 53, No. 4, pp. 782~789, April 2006.
- [9] Yuan Taur, Douglas A. Buchanan, Wei Chen, David J. Frank, Khalid E. Ismail, Shih-hsien Lo, George A. Sai-halasz, Raman G. Viswanathan, Hsing-Jen C. Wann, Shalom J.

Wind and Hon-Sum Wong, "CMOS Scaling into the Nanometer Regime," *Proceeding of the IEEE*, pp.486~504, 1997.

[10] *International Technology Roadmap for Semiconductions(ITRS)*, 2007 edition.

[11] Y. K. Choi, K. Asano, N. Lindert, V. Subramanian, T. J. King, J. Bokor, and Chenming Hu, "Ultrathin-Body SOI MOSFET for Deep-Sub-Tenth Micron Era," *IEEE Electron Device Letters*, vol. 21, pp. 254~255, 2000.

[12] B. Doris, M. Jeong, T. Kanarsky, Y. Zhang, R. A. Roy, O. Dokumaci, Z. Ren, F. F. Jamin, L. Shi, W. Natzlem, H. J. Huang, J. Mezzapelle, A. Mocuta, S. Womack, M. Gribelyuk, E. C. Jones, R. J. Miller, H-S P. Wong, and W. Haensch, "Extreme Scaling with Ultra-Thin Si Channel MOSFETs," *IEDM Tech. Dig.*, pp. 267~270, 2002.

[13] X. Huang, W. C. Lee, C. Kuo, D. Hisamoto, L. Chang, J. Kedzierski, E. Anderson, H. Takeuchi, Y. K. Choi, K. Asano, V. Subramanian, T. J. King, J. Bokor, and Chemming Hu, "Sub 50-nm FinFET: PMOS," *IEDM Tech. Dig.*, pp. 67~70, 1999.

[14] B. S. Doyle, S. Datta, M. Doczy, S. Harelend, B. Jin, J. Kavalieros, T. Linton, A. Murthy, R. Rios and R. Chau, "High Performance Fully-Depleted Tri-Gate CMOS Transistors," *IEEE Electron Device Letters*, vol.24, pp. 263~265, 2003.

[15] Jong-Tae Park, and Colinge, J.-P., "Multiple-gate SOI MOSFETs: device design guidelines," *IEEE Trans. Electron Devices*, Vol. 49, No. 12, pp. 2222~2229, December 2002.

[16] K. H. Yeo, S. D. Suk, M. Li, Y. Y. Yeoh, K. H. Cho, K. H. Hong, S. Yun, M. S. Lee, N. Cho, K. Lee, D. Hwang, B. Park, D. W. Kim, D. Park, and B. I. Ryu, "Gate-All-Around(GAA) Twin Silicon Nanowire MOSFET (TSNWFET) with 15 nm Length Gate and 4 nm Radius Nanowires," *IEDM Tech. Dig.*, 2006.

[17] W. Tsai, L. -A. Ragnarsson, L. Pantisano, P. J. Chen, B. Onsia, T. Schram, E. Cartier, A. Kerber, E. Young, M. Caymax, S. De Gendt, and M. Heyns, "Performance comparison of sub 1 nm supptered TiN/HfO<sub>2</sub> nMOS and pMOSFETs," in *IEDM Tech. Dig.*, pp. 311~314, 2003.

[18] K. Mistry, C. Allen, C. Auth, B. Beattie, D. Bergstrom, M. Bost, M. Brazier, M. Buehler,

A. Cappellani, R. Cham, C.-H. Choi, G. Ding, K. Fischer, I. Ghari, R. Grover, W. Han, D. Hanken, M. Hattendorf, J. He, J. Hicks, R. Huessner, D. Ingerly, P. Jain, R. James, L. Jong, S. Joshi, C. Kenyon, K. Kuhn, K. Lee, H. Lin, J. Maiz, B. McIntyre, P. Moon, J. Neiryneck, S. Pae, C. Parker, D. Parsons, C. Prasad, L. Pipes, M. Prince, P. Ranade, I. Reynolds, J. Sandford, L. Shifren, J. Sebastian, J. Seiple, D. Simon, S. Sivakumar, P. Smith, C. Thomas, I. Inoeger, P. Vandervoom, S. Williams, and K. Zawadzki, "A 45nm Logic Technology with High-k + Metal Gate Transistors, Stained Silicon, 9 Cu Interconnect Layers, 193 nm Dry Patterning, and 100% Pb-free Packaging," *IEDM Tech. Dig.*, pp. 247~250, 2007.

[19] J. W. Yang and J. G. Fossum, "On the Feasibility of Nanoscale Tri-Gate CMOS Transistors," *IEEE Transactions on Electron Devices*, Vol.52, pp. 1159~1164, 2005.

[20] Tahui Wang, Chun-Jung Tang, C.-W. Li, Chih Hsiung Lee, T.-F. Ou, Yao-Wen Chang, Wen-Jer Tsai, Tao-Cheng Lu, K.-C. Chen, and Chih-Yuan Lu, "A Novel Hot-Electron Programming Method in a Buried Diffusion Bit-Line SONOS Memory by Utilizing Nonequilibrium Charge Transport," *IEEE Electron Device Letters*, Vol. 30, No. 2, pp. 165~167, February 2009.

[21] C.-S. Hsieh, P.-C. Kao, C.-S. Chiu, C.-H. Hon, C.-C. Fan, W.-C. Kung, Z.-W. Wang, and E. S. Jeng, "NVM characteristics of single-MOSFET cells using nitride spacers with gate-to-drain NOI," *IEEE Trans. Electron Devices*, vol. 51, no. 11, pp. 1811~1817, Nov. 2004.

[22] M. Fukuda, T. Nakanishi, and Y. Nara, "New nonvolatile memory with charge-trapping sidewall," *IEEE Electron Device Lett.*, vol. 24, no. 8, pp. 490~492, Jul. 2003.

[23] Erik S. Jeng, Chia-Sung Chiu, Chih-Hsueh Hon, Pai-Chun Kuo, Chen-Chia Fan, Chien-Sheng Hsieh, Hui-Chun Hsu, and Yuan-Feng Chen, "Performance Improvement and Scalability of Nonoverlapped Implantation nMOSFETs With Charge-Trapping Spacers as Nonvolatile Memories" *IEEE Trans. Electron Devices*, Vol. 54, No. 12, pp. 3299~3307, December 2007.

- [24] T.-S. Park, E. Yoon, and J.-H. Lee, "A 40 nm body-tied FinFET (OMEGA MOSFET) using bulk Si wafer," *Physica E*, vol. 19, no. 1, pp. 6–12, Jul. 2003.
- [25] T. Park, S. Choi, D. H. Lee, J. R. Yoo, B. C. Lee, J. Y. Kim, C. G. Lee, K. K. Chi, S. H. Hong, S. J. Hyun, Y. G. Shin, J. N. Han, I. S. Park, U. I. Chung, J. T. Moon, E. Yoon, and J. H. Lee, "Fabrication of body-tied FinFETs (Omega MOSFETs) using bulk Si wafers," in *VLSI Symp. Tech. Dig.*, 2003, pp. 135–136.
- [26] T. Park, H. J. Choe, S. Y. Han, S.-M. Jung, B. Y. Nam, O. I. Kwon, J. N. Han, H. S. Kang, M. C. Chae, G. S. Yeo, S. W. Lee, D. Y. Lee, D. Park, K. Kim, E. Yoon, and J. H. Lee, "Static noise margin of the full DG-CMOS SRAM cell using bulk FinFETs (Omega MOSFETs)," in *IEDM Tech. Dig.*, Dec. 2003, pp. 27–30.
- [27] J.-H. Lee, T.-S. Park, E. Yoon, and Y. J. Park, "Simulation study of a new body-tied FinFETs (Omega MOSFETs) using bulk Si wafers," in *Proc. Si Nanoelectron. Tech. Dig.*, 2003, pp. 102–103.





# 個人簡歷(vita)

姓名：陳宣凱

性別：男

出生：民國72年7月30日

籍貫：台灣省台中市

住址：台中市華美街103巷8號5樓之1

學歷：國立交通大學電子工程學系

[ 90年9月 - 95年6月 ]

國立交通大學電子研究所碩士班

[ 95年9月 - 98年9月 ]



碩士論文題目：

矽基板上新穎結構的非揮發性記憶體與互補式金氧半場效電晶體的研究

**Novel Structures of nonvolatile memory and CMOS on Bulk Silicon**