## 國立交通大學

電子工程學系 電子研究所碩士班

## 碩士論文

含氮穿隧氧化層再氧化行為於 氮化矽快閃式記憶體之特性與研究



Characteristics and Investigation of Reoxidation Behavior on ONO Stacked Flash Memroy with Robust Tunneling Oxynitride

- 研究生:洪晨修 Chen-Hsiu Hung
- 指導教授:羅正忠 博士 Dr. Jen-Chung Lou

### 中華民國九十七年九月

# 含氮穿隧氧化層再氧化行為於 氮化矽快閃式記憶體之特性與研究

# Characteristics and Investigation of Reoxidation Behavior on ONO Stacked Flash Memroy with Robust Tunneling Oxynitride

研究生:洪晨修 指導教授:羅正忠 博士 Postgraduate : Chen-Hsiu Hung Dr. Jen-Chung Lou



A Thesis

Submitted to Department of Electronics Engineering & Institute of Electronics

College of Electrical and Computer Engineering

National Chiao Tung University

In Partial Fulfillment of the Requirements

For the Degree of Master

In

**Electronics Engineering** 

September 2008

### 中華民國九十七年九月

# 含氮穿隧氧化層再氧化行為於 氮化矽快閃式記憶體之特性與研究

研究生:洪晨修

指導教授:羅正忠博士



國立交通大學 電子工程學系 電子研究所碩士班

在我們的實驗中,因為傳統的氧化層在寫入和抹除期間,矽基板和穿隧氧化 層的接面處可能由於電性應力誘發漏電流造成界面陷阱密度增加,所以我們使用 含氮氧化層當作穿隧氧化層。由於在氮化矽電荷捕捉層中較淺的陷阱密度是非常 高的,這些較淺的陷阱將造成儲存於氮化矽電荷捕捉層中的電子跳躍來移動,這 就是所謂的跳躍傳導。被儲存的電子可能藉由跳躍傳導而跑到靠近穿隧氧化層, 因此這些電子將會有較高的機率去穿透過穿隧氧化層。因此在氮化矽中較淺的陷 阱將導致電荷保存度下降。所以我們採用在氮化矽電荷捕捉層被沉積之後做再氧 化的動作去產生雙極性深的陷阱≡Si—Si≡,它將有效的去改善資料保存度的特 性。而且這些深的陷阱是有幫助的對於去改善電子由於熱能被激發的現象。然 後,使用傳統熱氧化層來當作上氧化層其和氮化矽相接的能帶是平滑的。因此載 子是較容易去穿透上氧化層,並且對上氧化層造成傷害,導致那耐操度的特性下 降。然而,使用化學氣相沉積四氧乙基矽酯的上氧化層和氮化矽相接的能帶是陡 峭的。載子將不易穿隧過上氧化層,進而改善耐操度的特性。因此我們採取化學 氣相沉積四氧乙基矽酯的氧化層來當作我們的上氧化層。而且我們發現在化學氣 相沉積四氧乙基矽酯的氧化層形成之後做緻密化的處理也可以改善資料保存度 的特性。



# Characteristics and Investigation of Reoxidation Behavior on ONO Stacked Flash Memroy with Robust Tunneling Oxynitride

Student : Chen-Hsiu Hung

Advisor : Dr. Jen-Chung Lou

Department of Electronics Engineering & Institute of Electronics

National Chiao Tung University

Abstract

In out experiment, we used the oxynitride as the tunneling oxide because the stress induced leakage current may cause the increase of interface-trap density between silicon substrate and tunneling oxide during the programming and erasing cycles for convention oxide. Due to the shallow trap density in silicon nitride trapping layer is very high, this will cause the electrons stored in trapping layer jump by these shallow traps, which is so-called hopping conduction. The electron stored may jump near tunneling oxide and have the higher probability to tunnel through tunneling oxide. Hence, these shallow traps in silicon nitride will result in the degradation of retention characteristics. Therefore, we adopt the reoxidation process after the silicon nitride trapping layer deposited to produce the amphoteric deep trap " $\equiv$ Si=Si $\equiv$ ", and it is

effective to improve the characteristics of data retention. Furthermore, these deep traps assist to improve the phenomenon of thermal assisted tunneling. Then, the energy band of blocking oxide connecting with nitride for the conventional SONOS structure is smooth. Hence, the carrier tunnel easily across blocking oxide and it will harm the blocking oxide to cause the degradation of endurance characteristics. However, the energy band of blocking oxide connecting with nitride for using CVD TEOS oxide as blocking oxide is steep. The carriers will not tunnel through blocking oxide easily, and that can improve the characteristics of endurance. Therefore, we adopt the CVD TEOS as blocking oxide. We can find the densify after CVD TEOS deposited will also improve the characteristics of data retention.

#### 致謝

在雨年多的碩士生涯中,一方面修課、一方面做實驗終於完成此 碩士論文。在這段期間接受過有很多人的指導與幫助。首先,當然要 先感謝我的指導教授羅正忠博士,從羅教授那學到了許多研究方法和 經驗。其次要感謝陳永裕學長、林柏村學長以及謝智仁學長在我研究 題目觀念及量測技巧的指導,也要感謝我的家人,在這兩年中在我背 後默默地給我支持和力量。以及一些在交大認識的朋友江欣哲一起打 球紓解課業上的壓力和羅正愷在實驗量測上的討論,當然還有在兩年 中一起努力打拼的同學陸冠文、簡嘉宏、謝岳展、葉佳樺、黃信富、 黃國洲、鄭元愷與學弟們莊志文、莊哲輻、李翌裳、蔡侑廷、謝介銘 的加入,希望將來大家都可以獨當一面。在這碩士生涯中,所面對的 不管是正面的或者是負面的,我都虛心接受,畢竟這些都是一個很好 學習的機會。

## Contents

Abstract (Chinese)I
Abstract (English)III
AcknowledgementV
ContentsVI
Table Captions
Figure CaptionsIX
Chapter 1 Introduction
1-1 Background1
1-2 Motivation
1-3 Organization of the Thesis
Chapter 2 Basic Principles of Nonvolatile Memory15
2-1 Introduction15
2-2 Program/Erase operation mechanisms
2-2.1 Channel Hot Electron injection (CHEI)19
2-2.2 Fowler-Nordheim Tunneling (F-N tunneling)20
2-2.3 Modified Fowler-Nordheim Tunneling

2-2.4	Direct Tunneling	22
2-2.5	Band to Band Tunneling	22
2-2.6	Trap Assistant Tunneling	23
2-3 Rea	eading operation	24
2-4 No	onvolatile Memory Device reliability	25
2-4.1	Retention	25
2-4.2	Endurance	26
2-5 Su	mmary	27
Chapter	• 3 Experiment Process and Characterization	37
3-1 Ex	perimental.	37
3-2 Res	esult and Discussion	38
3-2.1	Characteristics of Flash Devices	38
3-2.2	Disturbance Measurement	42
3-3 Su	mmary	43
Chapter	• 4 Conclusion and Future Work	66
4-1 Co	onclusion	66
4-2 Fut	ture Work	67
Referenc	ce	68

## **Table Captions**



# **Figure Captions**

Figure1-1	MOS Memories Tree
Figure 1-2	Schematic cross section of the conventional floating gate nonvolatile
	memory device. Continuous poly-Silicon floating gate is used as the
	charge storage element
Figure 1-3	Schematic cross section of the SONOS nonvolatile memory device. The
	nitride layer is used as the charge-trapping element
Figure 1-4	The structure of the nanocrystal nonvolatile memory device. The
	semiconductor nanocrystals or metal nano-dots are used as the charge
	storage element instead of the continuous poly-Silicon floating
	gate
Figure 2-1	Energy band diagram of MONOS
Figure 2-2	SONOS energy band diagram during retention mode
Figure 2-3	Energy band diagram of SONOS structure with Si3N4 as the
	charge-storage layer during (a) program (write); and (b) erase
	operations
Figure 2-4	(a) Positive gate voltage and positive drain voltage applied when use hot
	carrier injection to program (b) Energy band representation of hot carrier
	injection

Figure 2-5	(a) Positive gate voltage applied when use Fowler-Nordheim tunneling
	to program (b) Energy band representation of Fowler-Nordheim
	tunneling
Figure 2-6	The diagram of band to band hot electron injection
Figure 2-7	The diagram of band to band hot hole injection
Figure 2-8	Memory reading operation. The state "1" threshold voltage is low. The
	state "0" threshold voltage is high
Figure 2-9	The possible paths of charge loss during retention
Figure 3-1	The SONOS nonvolatile memory device cross-section
Figure 3-2	The process flow of the nonvolatile memory devices
Figure 3-3	$I_D-V_G$ curves of the sample 2 nonvolatile memory device
Figure 3-4	(a) Program and (b) Erase speed of Sample 1 nonvolatile memory device
	with different programming and erasing condition
Figure 3-5	(a) Program and (b) Erase speed of Sample 2 nonvolatile memory device
	with different programming and erasing condition
Figure 3-6	(a) Program and (b) Erase speed of Sample 3 nonvolatile memory device
	with different programming and erasing condition
Figure 3-7	(a) Program and (b) Erase speed of Sample 4 nonvolatile memory device
	with different programming and erasing condition

Figure 3-8	(a) Program and (b) Erase speed of Sample 5 nonvolatile memory device
	with different programming and erasing condition
Figure 3-9	(a) Program and (b) Erase speed of nonvolatile memory devices for
	comparing different Si3N4 thickness
Figure 3-10	Endurance characteristics of the sample 1 memory device
Figure 3-11	Endurance characteristics of the sample 2 memory device
Figure 3-12	Endurance characteristics of the sample 3 memory device
Figure 3-13	Endurance characteristics of the sample 4 memory device
Figure 3-14	Endurance characteristics of the sample 5 memory device
Figure 3-15	Retention characteristics of the sample 1 memory device
Figure 3-16	Retention characteristics of the sample 2 memory device
Figure 3-17	Retention characteristics of the sample 3 memory device
Figure 3-18	Retention characteristics of the sample 4 memory device
Figure 3-19	Retention characteristics of the sample 5 memory device
Figure 3-20	Retention characteristics of the sample 2 and the sample 3 nonvolatile
	memory devices for comparing different temperature
Figure 3-21	Retention characteristics of the sample 1 memory device compare with
	fresh and 100K P/E cycles at $25^{\circ}$ C

Figure 3-22	Retention characteristics of the sample 2 memory device compare with
	fresh and 100K P/E cycles at $25^{\circ}$ C61
Figure 3-23	Retention characteristics of the sample 3 memory device compare with
	fresh and 100K P/E cycles at $25^{\circ}$ C62
Figure 3-24	Retention characteristics of the sample 2 and sample 3 memory device
	compare with fresh and 100K P/E cycles at $25^{\circ}$ C62
Figure 3-25	Drain disturbance characteristics of the flash memory devices in the (a)
	program state and (b) erase state
Figure 3-26	Gate disturbance characteristics of the flash memory devices in the (a)
	program state and (b) erase state
Figure 3-27	Read disturbance characteristics of the flash memory devices in the (a)
	program state and (b) erase state 65

## **Chapter 1**

## Introduction

#### 1-1 Background

The first semiconductor transistor is invented since 1960 ages. One of great invention is semiconductor memory. In the past decade, about 20% of semiconductor market is given by the semiconductor market, which can be approximately divided into two main categories: Random Access Memories (RAM's) and Read Only Memories (ROM's). The MOS memory tree was showed in Figure 1-1. Both are based on the complementary metal oxide semiconductor (CMOS) technology. The two kinds of memories are most different in data retention. Data will be reserved or said nonvolatile after power off named ROM, opposite one data will be lost or said volatile after power off named RAM. The volatile memories like DRAM or SRAM, that very dense and have fast speed in programming and reading. RAM is massive applied in computer industry. The nonvolatile memories like Flash, ROM, EPROM, or EEROM, are able to balance the loss-aggressive programming and reading performances with no volatility.

In early years, magnetic-core memory is master stream. In 1960's, due to the high cost, large volume, and high power consumption of the magnetic-core memory,

the electronic industries urgently needed a new kind of memory device to replace the magnetic-core memory. Today, Flash memories represent a considerable amount of the overall semiconductor memory market. Portable electronic products, such as cellular phone, digital camera, mobile PC, mp3 audio player, USB Flash personal disc, intelligent IC card, and so on, have widely applied. The wireless communication devices and semiconductor memories have also applied widely. These products are all based on nonvolatile memory. They have been the explosive growth of the Flash memory market. There are two major applications for Flash memories that should be pointed out. The first application is the possibility of nonvolatile memory integration in logic system-mainly and so on. The other application is to create storing elements, such as memory boards or solid-state hard disks. Solid-state disks are very useful for 444444 portable applications, since they have small dimensions, low power consumption, and no mobile parts, therefore being more robust. Flash combine the capability of nonvolatile storage with an access time comparable to DRAM's, which allows direct execution of micro codes. Flash memories can find interesting applications in personal computer program management: many programs can be stored in Flash chips, without being continuously loaded and unloaded from hard disk partitions, and directly executed.

In 1967, D.Kahng and S. M. Sze invented the floating-gate (FG) nonvolatile

semiconductor memory at Bell Labs [1]. The FG structure device show in Figure 1-2. It has a poly-silicon gate completely surrounded by dielectric. The floating gate is electrically governed by a capacitive couple control gate (CG). The operation principal is using the polycrystalline silicon as FG to be the charge store units for the cell device. When electrons injected to the floating gate from channel, the threshold voltage of devices will be shifted. The logical "0" and "1" definition of nonvolatile memory devices is used that the difference between threshold voltage. Several physical mechanisms are available to accomplish this charge transfer, but the most commonly used ones are rather channel hot electron injection (CHEI) or Fowler-Nordheim (FN) tunneling for the write operation, and FN tunneling for the erase operation. A Flash memory cell is basically a floating-gate MOS transistor. hann Flash memory fabrication process is compatible with the current CMOS process and is a suitable solution for embedded memory applications. A Flash memory cell is simply a MOSFET cell, except that a poly-silicon floating gate is sandwiched between a tunnel oxide and an inter-poly oxide to form a charge storage layer [2].

Compared with DRAM, flash memory with floating gate structure ensures low power and long retention time and has much high array density. The stacked-gate FG device structure continues to be the most prevailing nonvolatile semiconductor memory (NVSM) implementation, and is widely used in both standalone and

embedded memories, and in both code and data storage applications. Although convention FG memories have many advantages over other kinds of nonvolatile memories, it still comes to be in face of their limitations from scaling down issues for the coming generation [3]. The most prominent limitation is the limited potential for continued scaling of the device structure. This scaling limitation stems from the extreme requirements put on the tunnel oxide layer. In general, the tunnel oxide has to enable quick and efficient charge transfer to and from the FG. Moreover, the tunnel oxide needs to provide superior isolation under retention, endurance, and disturbed conditions in order to maintain information integrity over periods of up to a decade. Once the tunnel oxide is made relatively thicker to provide superior isolation for retention, the program/erase speed will be slower and the operation voltage will be 10..... high. Uses the thinner tunnel oxide can resolve the problem above, but why we can't use the thinner oxide as tunnel oxide? The reasons are that once the deterioration of the tunnel oxide has been created because of the high electric fields across isolator, the electrons stored in FG can tunnel back to channel, and since poly-silicon is a conducting material, once the tunnel oxide develops a leaky path under repeated program/erase operation, all the stored charge in the floating gate will be lost. In other words, when the tunnel oxide is thin enough to achieve the speed request, the

speed and retention. The thickness of the tunnel oxide is compromised to about 8-11nm, which is barely reduced over more than five successive generations of the industry [4]. Table 1.1 shows performance comparison between volatile memories and nonvolatile memories.

To overcome the scaling limits of the conventional FG structure for the coming generations, two candidates are mostly mentioned that are SONOS [5-7] and nanocrystal memories [8-10]. As for SONOS in Figure 1-3, the nitride layer is used as the charge-trapping element. The intrinsic distributed storage takes an advantage of the SONOS device over the FG device, its improved endurance, since a single defect will not cause the discharge of the memory [5]. Tiwari et al. [8] for the first time demonstrated the silcon nanocrystal floating gate memory device in the early nineties. 1000000 As shown in Figure 1-4, the local leaky path will not cause the entire loss of information for the nanocrystal nonvolatile memory device. Also, the nanocrystal memory device can maintain good retention characteristics when tunnel oxide is thinner and lower the power consumption [8-10]. The term "endurance" refers to the ability of the NVSM to withstand repeated program cycles and still meet the specification in the data sheet. The term "retention" describes the ability of the NVSM to store and recover information after a number of program cycles at a specified temperature. The basic idea of the "discrete-trap" mechanism is to replace the floating

gate of nonvolatile memories by many discrete trapping centers, which can be made by natural traps in an appropriate insulator (for SONOS structure use nitride layer) or by semiconductor nanocrystals (usually silicon dot). The intrinsic distributed storage takes an advantage of SONOS device and nanocrystal device than the FG device, since a single defect will not cause the discharge of memory. Charge trapped in discrete trap centers are more immune to the leakage caused by localized oxide defects, thus allowing more aggressive scale down for the next generation.

#### **1-2** Motivation

Since 1960 ages, there are two main technologies for the nonvolatile semiconductor memory. The one is floating gate structure. The other is metal-nitride-oxide-silicon (MONS) and polysilicon-blocking oxide-silicon nitride-tunneling oxide-silicon (SONOS) structure. The storage mediums are different for two nonvolatile memory structures. To the floating gate nonvolatile memory, the storage medium is poly-silicon, which is a conductor. The charge storage ability is dependent on the dielectric around poly-silicon. Since 1980 ages, Maserjian et al. [11] observe the leakage current increase under less than 7MV/cm electric field for thin oxide. The leakage current is so-called stress induced leakage current (SILC). As the devices scaling down trend, the floating gate nonvolatile memory structure is

insufficient due to the stress induce leakage current phenomenon cause the retention and endurance can not achieve the specifications for the ordinary nonvolatile semiconductor memories. The stress induced leakage current is thought the current through the oxide under high electric field result some traps produced. These traps make the electric conduction capability increase of the oxide because the traps assist the carrier through the dielectric (Trap-Assisted Tunneling, TAT). Hence, some people propose replacing  $SiO_2$  with oxynitrade [12-15]. Therefore, we use oxynitrade as the tunneling oxide because that the interface-trap density will increase at SiO<sub>2</sub>/Si interface during the program/erase for a nonvolatile memory. The other nonvolatile semiconductor memory structure is nitride base, which uses the trap of high density in the Si<sub>3</sub>N<sub>4</sub> to catch charges. Therefore, the charge storage ability is not only dependent hann on the dielectric. Hence, the thickness of dielectric can be scaling down. Furthermore, the nitride base nonvolatile semiconductor memories improve the loss of the charge stored due to the radiation largely. Due to the shallow trap density is very high in the nitride, the electrons stored in the nitride jump by the trap easily, which is so-called hopping conduction. Therefore, we hope that the number of nitride traps is suitable. Some peoples use oxynitride as trapping layer because it can reduces the shallow trap density and have good endurance characteristics after 10<sup>5</sup> program/erase cycles. Due

to the precursors of oxynitride have oxygen atom. The hydrogen will be replaced by

oxygen and produce the deep trap, which energy band analyzed is 2eV below the conduction band of silicon nitride. The reaction is expressed as:

$$2 \equiv Si_3N + 2NO \rightarrow 2 \equiv Si' + 2 \equiv Si_2O$$

$$2 \equiv Si' + \Xi Si \rightarrow \Xi Si - Si \equiv$$

However, we will adopt reoxidation process after the silicon nitride trapping layer deposited to produce the amphoteric deep trap " $\equiv$ Si=Si $\equiv$ ", and it is effective to improve the data retention. Then, the energy band of blocking oxide connecting with nitride for the conventional SONOS structure is smooth. Hence, the holes tunnel easily across blocking oxide and it will harm the blocking oxide. However, S. Minami mentioned the energy band of blocking oxide connecting with nitride for using CVD TEOS oxide as blocking oxide is steep. The holes will not tunnel through blocking oxide easily, and that can improve the characteristics of data retention. So we adopt CVD TEOS as blocking oxide.

#### **1-3** Organization of the Thesis

This dissertation is divided into four chapters. The contents in each chapter are described as follows:

In chapter 1, the potential memory devices about conventional floating gate and SONOS memory devices are introduced.

In chapter 2, the studied focus on the introduction of the basic principles of nonvolatile memory device.

In chapter 3, we describe the process flow for fabricating SONOS test devices. We will show some basic electrical characteristics between different methods and conditions.

In chapter 4, this chapter is included the conclusions and the future work.



Memory type	DRAM	SRAM	Flash- NOR	Flash- NAND	FRAM	MRAM	Phase change memory
Cell size factor (F <sup>2</sup> )	6~12	90~150	8~10	4	18	10~20	5~8
Largest array built (Mb)			256	2Gb	64	1	4
Volatile/Non- volatile	Volatile	Volatile	NV	NV	NV	NV	NV
Endurance write/read	00 / 00	oo / oo	10 <sup>6</sup> /∞	10 <sup>6</sup> / ∞	10 <sup>12</sup> / 10 <sup>12</sup>	10 <sup>14</sup> / 00	10 <sup>12</sup> /~
Read	Destructive	Partially- destructive	Non- destructi ve	Non- destructi ve	Destructiv e	Non- destructive	Non- destructive
Read/Progra m voltage (V)	~1	~1	2/10	2/18	1.5/1.5	3.3/3.3	0.4/1
Program/Eras e/Read speed. ns	50/50/8	8.8/8	lus/1- 100ms (block)/6 0ns	1ms/1- 100ms/60 ns	80/80/80	30/30/30	50/50/50
Direct over- write	Yes	Yes	No	No	Yes	Yes	Yes
Bit/byte Write/Erase	Yes	Yes	Yes	Block erase	Yes	Yes	Yes
Read dynamic range (margin)	100- 200mV	100- 200mV	Delta current	Delta current	100- 200mV	20-40% R	10X-100XR
Programming	Medium	Medium	High	Low	Medium	Medium	Low
Transistors	Low performanc e	High performanc e	High voltage	High voltage	Low performan ce	High performanc e	High performance
CMOS logic compatibility	Bad	Good	Ok. but Hi V needed	Ok, but Hi V needed	Ok, but Hi V needed		Good
New materials	Yes	No	No	No	Yes	Yes	Yes
Scalability limit	Capacitor	6T (4T possible)	Tunnel oxide/HV	Tunnel oxide HV	Polarizable capacitor	Current density	Lithography
Multi-bit	No	No	Yes	Yes	No	No	No
storage				-			
3D potential	No	No	Possible	Possible	3	;	No
SER	Yes	Yes	No	No	Yes	No	No
Relative cost	Low	High	Medium	Medium	High	2	Low
Extra mask needed for embedded memory			6-8		2	4	3-4
In production	Yes	yes	Yes	Yes	Yes	2004	N/A

Table 1.1	Performance comparison between volatile memory (DRAM
& SRAM)	and nonvolatile memory (Flash, FRAM, MRAM and PCM).

Flash memory exhibits the best performance except the disadvantages of

high programming voltage and slow program/erase speed.



Figure 1-1 MOS Memories Tree



Figure 1-2 Schematic cross section of the conventional floating gate nonvolatile memory device. Continuous poly-Silicon floating gate is used as the charge storage element.



Figure 1-3 Schematic cross section of the SONOS nonvolatile memory

device. The nitride layer is used as the charge-trapping element.



Figure 1-4 The structure of the nanocrystal nonvolatile memory device. The semiconductor nanocrystals or metal nano-dots are used as the charge storage element instead of the continuous poly-Silicon floating

gate.

## **Chapter 2**

### **Basic Principles of Nonvolatile Memory**

#### 2-1 Introduction

For the triple-dielectric poly-silicon / blocking oxide / silicon nitride / tunneling oxide / silicon (SONOS) structure nonvolatile memory, charge traps distributed throughout the block of the nitride layer. A typical trap has a density of the order 1018-1019 cm-3 according to Yang et al [17] and stores both electrons and holes injected from the channel. Here, SONOS structure is an attractive candidate for high density EEPROM's suitable for semiconductor disks and as a replacement for high-density dynamic random access memories (DRAM's). The nitride-based memory devices were extensively studied in the early 70s after the first metal-gate nitride device metal/nitride/oxide/silicon (MNOS) was reported in 1967 by Wegener et al [18]. SONOS nonvolatile semiconductor memories meet the challenges of scaling down issue. In general, nonvolatile semiconductor memories are required to bear 10K-100K times write/erase cycles (endurance) and have 10 years memory retention at the temperatures as high as 125°C. A tunnel oxide of 3nm is thick enough to guarantee 10 years retention time in the SONOS flash memory. The SONOS memory device has received a lot of attention due to its advantages over the traditional FG memory device. These advantages include reduced process complexity, lower voltage operation, improved cycling endurance, and elimination of grain induced turn-on [19]. Low programming voltages and high endurance are possible in this multi dielectric technology as the intermediate Si<sub>3</sub>N<sub>4</sub> layer is scaled to thicknesses of 50Å. Oxide thickness in this range is necessary to minimize the undesirable effects of gate disturb while still enabling a low-voltage operation to maximize the cost benefit of SONOS memories. The thin gate insulator and low programming voltage enable the scaling of the basic memory cell and associated complementary metal-oxide-semiconductor (CMOS) peripheral circuitry on the memory chip. Advancements in ultra-thin tunnel oxides during the 1990s have opened the path to improve performance and reliability for NVSMs based on SONOS technology [20]. The optimization of nitride and oxide films has been the main focus in recent years.

For SONOS nonvolatile semiconductor memories, the basics operating principle of ONO structure is that the electrons injected from the channel are trapped in the forbidden gap of the silicon nitride film during the program operation. Hence, the electrons can not move freely between the discrete trap locations. Therefore, the SONOS memory device is very robust against the defects inside the tunneling oxide and has better endurance than the floating gate flash memory. Because the electrons injected from the channel are trapped in poly-silicon conduction band for floating gate structure. On the other hand, holes are injected from the substrate into silicon nitride film. The relation between bias and energy band bending is importance to understand basics program and erase mechanisms. Figure 2-1 shows energy band diagram of MONOS. The barrier of SiO<sub>2</sub> is about 3.1eV for electrons in the conduction band of silicon, and 4.78eV for holes in the valance band. The barrier of Si<sub>3</sub>N<sub>4</sub> is about 1.05eV for electrons in the conduction band of nitride, and 2.85eV for holes in the valance band, the gap for electrons between conduction band and trapping level is 0.7eV, and for holes between valance band and trapping level is 0.95eV. The energy band diagram during retention is showed in Figure 2-2. In the retention mode, electrons can leak to the substrate through the direct tunneling process shown as path "A" in Figure 2-2. Alternatively, electrons can be thermally de-trapped into the nitride conduction hann band and then tunnel back to the channel, which is shown as path "B" in Figure 2-2. The thermal de-trapped rate is exponentially reduced with a deep trap energy level. Hence, the escape probability of electron trapped is very small. For these reasons, the SONOS flash memory can have much better retention time than the floating gate memory.

In this chapter, we will discuss program and erase mechanisms of SONOS memory devices from the relation between bias and energy band bending. Programming operations, such as Fowler-Nordheim tunneling and channel hot electron injection, and erasing operations, such as band to band assisted hole injection and channel hot hole injection, will be discussed briefly. Channel hot-hole injection is mainly used in nonvolatile memory devices in erasing mechanism. Moreover, the reliability characteristic of data retention and endurance will also be discussed.

#### **2-2 Program/Erase operation mechanisms**

In the floating gate memories, four main physical mechanisms are introduced as follows: Fowler-Nordheim tunneling (FN), modified Fowler-Nordheim tunneling, trap-assisted tunneling, and channel hot-electron injection (CHE). The first three mechanisms are quantum-mechanical tunnel induced by an electric field. The CHE mechanism is that electrons gain enough energy to pass the oxide–silicon energy barrier, due to the electric field in the transistor channel between source and drain.

In SONOS type nonvolatile memory devices, Fowler-Nordheim tunneling (FN), band to band tunneling (BTBT), trap-assisted tunneling (TAT), and modified Fowler-Nordheim tunneling mechanisms (MFN) are the main programming mechanisms [21]. For SONOS structure, the program and erase processes for an n-channel semiconductor memory device are illustrated schematically in Figure 2-3. During the program process, a positive gate voltage is applied to inject channel inversion-layer electrons into the nitride layer. During the erase process, a reverse gate voltage is applied to cause the electrons to tunnel back into the channel and the accumulation layer holes to tunnel into the nitride film from the substrate.

There are many methods to achieve "programming" or "erasing". In general, hot carrier electron injection and Fowler-Nordheim tunneling are most utilized to program and erase the novel nonvolatile memories. In this section, these operation mechanisms will be described in detail.

#### **2-2.1** Channel Hot Electron injection (CHEI)

During programming, the positive voltages applied to the gate and drain while the source is grounded. These voltages generate a lateral and vertical electric field along the channel. At low fields, this is a dynamic equilibrium condition, which holds until the field strength reaches approximately 100kV/cm [22]. For fields exceeding this value, electrons are no longer in equilibrium with the lattice. The electrons will move from the source to the drain and be accelerated by the lateral field near the drain junction in the channel. Electrons are "heated" by the lateral electric field, and a small fraction of them have enough energy to overcome the barrier between oxide and silicon conduction band edges. Once the electrons gain enough energy, they can surpass the energy barrier of the oxide layers and inject into trapping layer and be trapped, which is the so-called hot-carrier injection gate current. The current density of CHEI is expressed in Equation 2-1.

$$I_{inj} = A_d I_{ds} \left(\frac{\lambda E_m}{\varphi_b}\right)^2 \exp\left(\frac{-\varphi_b}{\lambda E_m}\right)$$
(2-1)

Figure 2-4 shows the phenomenon of hot electron injection. This mechanism is schematically represented for the case of an n-channel nonvolatile memory. To distinguish from Fowler-Nordheim tunneling, the definition of hot carrier injection in this study is the only condition that the drain is applied bias.

#### **2-2.2** Fowler–Nordheim Tunneling (F-N tunneling)

Tunneling is another way to program electrons into nitride layer from the substrate. But electrons could also tunnel back to the channel during retention, constituting a large leakage current. The magnitude of the leakage current depends on both the thickness and the electron barrier height of the tunneling dielectric. The

$$T = \exp\left(-2\int_{0}^{d} \frac{\sqrt{\phi(x) * m_{e}}}{\hbar} dx\right)$$
(2-2)

Here  $\phi(\mathbf{x})$  is barrier height. It is 3.1eV in Si-SiO<sub>2</sub> for electrons see Table 2.1[23-27]. *d* is tunneling dielectric thickness,  $\hbar$  is the Planck's constant and  $m_e$  is the electron mass inside the tunneling dielectric and it is  $0.5m_0$  for both nitride and oxide.

Fowler-Nordheim tunneling is a field-assisted carrier tunneling mechanism[28], when a large positive voltage is applied across a poly gate-ONO-substrate structure, its band structure will be influenced as indicated in Figure 2-5. The Fowler-Nordheim tunneling mechanism occurs when applying a strong electric field (in the range of 8–10MV/cm) across a thin oxide. In these conditions, the energy band diagram of the oxide region is very steep. Electrons in the p-type substrate conduction band transfer from trapezoidal to triangular energy barrier. Therefore, there is a high probability of electrons passing through the energy barrier itself. A significant tunnel current can be observed when the tunnel oxide thickness is less than 4nm. The Fowler-Nordheim tunneling current related formula is shown in Equation 2-3.

$$J = E^{2} \exp\left[-\frac{8\pi\sqrt{2m_{e}}(q\phi_{b})^{\frac{3}{2}}}{3qhE}\right]$$
(2-3)

Here *E* is the electric field which is defined as the applied voltage divide by total thickness of the tunneling oxide and the blocking oxide. When the voltage drop across the tunneling dielectric exceeds the electron tunneling barrier height, Fowler-Nordheim tunneling current depends on the tunneling barrier height than on the tunneling dielectric thickness. Increasing the tunneling dielectric thickness will not decrease the tunneling current if the same electric field is applied.

#### 2-2.3 Modified Fowler–Nordheim Tunneling

Modified Fowler-Nordheim tunneling (MFN) is similar to the tradition

Fowler-Nordheim tunneling mechanism, yet the carriers enter the nitride at a distance further from the tunnel oxide-nitride interface. MFN mechanism is frequently observed in SONOS memories. The SONOS memory is designed for low-voltage operation (<10V, depending on the Equivalent oxide thickness), a relatively weak electrical field couldn't inject charges by direct tunneling or FN mechanism.

#### **2-2.4 Direct Tunneling**

For SONOS memories, the control-gate coupling ratio of SONOS memory devices is inherently small. As a result, Fowler-Nordheim tunneling cannot serve as an efficient program/erase mechanism when a relatively thick tunneling oxide is used, because the strong electric field cannot be confined in one oxide layer. The direct tunneling is employed in SONOS memories instead. In the other hand, the direct tunneling is more sensitive to the barrier width than barrier height, two to four orders of magnitude reduction in leakage current can still be achieved if large work function metals, such as Au or Pt.

#### 2-2.5 Band to Band Tunneling (BTBT)

Band to band tunneling application to nonvolatile memory was first proposed in 1989. I. C. Chen and et al. demonstrated a high injection efficiency (about 1%) method to programming EPROM devices [29]. Band-to-band Tunneling (BTBT)
process occurs in the deeply depleted doped surface region under the gate to drain / gate to source overlap region. In this condition, the band-to-band tunneling current density is expressed in Equation 2-4.

$$J_{b-b} = \frac{\sqrt{2m^*q^3}V_{app}}{4\pi^3\hbar^2 E_g^{\frac{1}{2}}} \exp\left[-\frac{4\sqrt{2m^*}E_g^{\frac{3}{2}}}{3q\varepsilon\hbar}\right]$$
(2-4)

(a) Band to Band Hot Electron Tunneling Injection

When band-bending is higher than the energy gap of the semiconductor, the tunneling electron from the valence band to the conduction band becomes significant. The mechanism is at the condition for positive gate voltage and negative drain voltage. Hence, the hot electrons are injected through the tunnel oxide and then recombine the stored electrons as shown in Figure 2-6.

(b) Band to Band Hot Hole Tunneling Injection

The injection is applied for p-type nonvolatile memory device. The mechanism is at the condition for negative gate voltage and positive drain voltage. Hence, the hot holes are injected through the tunnel oxide and then recombine the stored electrons as shown in Figure 2-7.

### 2-2.6 Trap Assistant Tunneling

The charge storage mediums with many traps may cause another tunneling mechanism. For example, the charges tunnel through a thin oxide and arrive to the

traps of nitride layer at very low electrical field in SONOS systems. During trap assisted injection the traps are emptied with a smaller time constant then they are filled. The charge carriers are thus injected at the same distance into the nitride as for MFN injection. Because of the sufficient injection current, trap assistant tunneling may influence in retention [30].

## **2-3** Reading operation

The data stored in a Flash cell can be determined measuring the threshold voltage of the memories. When electrons stored in trapping layer, the threshold voltage will shift ( $\Delta V_T$ ) that is proportional to the stored electron charge (Q). The threshold voltage shift of a Flash transistor can be written in Equation 2-5 [31-32].

$$\Delta V_T = -\frac{Q}{C} \tag{2-5}$$

Here Q is the charge stored in trapping layer, and C is the capacitance between trapping layer and control gate. The threshold voltage of the memory cell can be altered by changing the amount of charge present between the gate and the channel, corresponding to the two states of the memory cell, i.e., the binary values ("1" and "0") of the stored bit. If there are charges stored in the silicon nitride film, the threshold voltage can be modified to switch between two distinct values [33]. Figure 2-8 shows the threshold voltage shift between two states in a flash memory. To a nonvolatile memory, it can be "written" into either state "1" or "0" by either "programming" or "erasing" methods, which are decided by the definition of memory cell itself.

## 2-4 Nonvolatile Memory Device reliability

Retention, endurance, and disturb experiments are performed to investigate Flash-cell reliability.

### 2-4.1 Retention

In any nonvolatile memory technology, it is essential to retain data for over ten years. This means the loss of charge stored in the storage medium must be as minimal as possible. For SONOS memory devices, data are represented as electrons stored in the silicon nitride layer, the stored charges leak away from the trapping layer through the tunnel oxide or through the inter-poly dielectrics, and the lateral migration of charges trapped in the silicon nitride layer [34-35]. For example, in modern Flash cells, FG capacitance is approximately 1fF. A loss of only 1fC can cause a 1V threshold voltage shift. Possible causes of charge loss are: 1) by tunneling emission mechanism; 2) thermionic emission mechanism; 3) defects in the tunnel oxide; and 4) de-trapping of charge from insulating layers surrounding the storage medium.

Figure 2-9 shows the possible paths of charge loss during retention [36]. The

electrons trapped can tunnel back to the conduction band of the silicon substrate (trap to band tunneling, TBT) and the Si and SiO<sub>2</sub> interface traps (trap to trap tunneling, TTT) under the influence of an internal self-built electric field, or loss to the conduction band of the silicon nitride by thermal energy and then tunnel to silicon substrate by the lateral electric field (thermal assist tunneling, TAT). Meanwhile, holes from the substrate may tunnel through the thin tunneling oxide and become trapped in the nitride (band to trap tunneling, BTT). The retention capability of Flash memories has to be checked by using accelerated tests that usually adopt screening electric fields and hostile environments at high temperature.



### 2-4.2 Endurance

Endurance is the number of program/erase operations that the memory will complete and continue to operate as specified in the data sheet. In a conventional flash memory the maximum number of program/erase cycles that the device must sustain more than 10<sup>5</sup>. The program/erase cycle usually used the Fowler-Nordheim tunneling or channel hot electron injection mechanism under room temperature environment. As the experiment was performed applying constant pulses, the variations of program and erase threshold voltage levels are described as "program/erase threshold voltage window closure" and give a measure of the tunnel oxide aging [37-38]. In particular, the reduction of the programmed threshold with cycling is due to trap generation in

the oxide and interface state generation at the drain side of the channel. The evolution of the erase threshold voltage reflects the dynamics of net fixed charge in the tunnel oxide as a function of the injected charge. The initial lowering of the erase is due to a pile-up of positive charge which enhances tunneling efficiency, while the long-term increase of the erase is due to a generation of negative traps. The endurance characteristics give the memory threshold voltage window, which is the difference between the threshold voltages in the programmed state and the erased states. It is the parameters to describe how good the reliable is a nonvolatile memory cell.

## 2-5 Summary



Good data retention and endurance and less disturb are an important issue of the SONOS type nonvolatile memory device. These issues affect the scalability of thin dielectric such as tunneling oxide thickness. Therefore, the SONOS nonvolatile memory with re-oxidation is proposed to enhance nonvolatile memory reliability. It's includes both retention and endurance issue.

Tunneling layer	Electron barrier (eV)	Hole barrier (eV)	
SiO <sub>2</sub>	3.15	4.7	
SiN	2.4	1.8	
Al <sub>2</sub> O <sub>3</sub>	2.9	4.3	
HfO <sub>2</sub>	1.6	3.3	
Ta <sub>2</sub> O <sub>5</sub>	0.3	3.0	

Table 2-1 Electron and hole barrier high for  $SiO_2$  and  $Si_3N_4$ 



Figure 2-1 Energy band diagram of MONOS.



Figure 2-2 SONOS energy band diagram during retention mode



Figure 2-3 Energy band diagram of SONOS structure with Si3N4 as the charge-storage layer during (a) program (write); and (b) erase operations.



Figure 2-4 (a) Positive gate voltage and positive drain voltage applied when use hot carrier injection to program (b) Energy band representation of hot carrier injection



Figure 2-5 (a) Positive gate voltage applied when use Fowler-Nordheim tunneling to program (b) Energy band representation of Fowler-Nordheim

# tunneling



Figure 2-7 The diagram of band to band hot hole injection



Figure 2-8 Memory reading operation. The state "1" threshold voltage is low. The state "0" threshold voltage is high.

0 0



Figure 2-9 The possible paths of charge loss during retention

# Chapter 3 Experiment Process and Characterization

## **3-1** Experimental

Figure 3-1 shows the SONOS nonvolatile memory device cross-section. Figure 3-2 schematically describes the process flow of the nonvolatile memory devices. The split table shows in the Table 3-1. For manufacture nonvolatile memory devices, we carried out on 6-inch p-type (100)-oriented silicon wafer with a resistivity of 15-25 $\Omega$ -cm. the fabrication process of these memory devices was started with LOCOS isolation process. Wafers were cleaned using standard RCA cleaning. The wafers were dipped in diluted HF solution to remove native oxides before growing the chemical oxide film. Subsequently, the wafers were immediately immersed into  $H_2O_2$ solution at room temperature for 20 min to grow 10Å chemical oxide [39]. The chemical oxide was nitrified by LPCVD in low-pressure (180mTorr) NH<sub>3</sub> ambient at  $780^{\circ}$ C for 14 min. After that, the chemical oxynitride was placed in atmospheric O<sub>2</sub> ambient at 923°C for 15min. Then, 30Å, 50Å, and 80Å silicon nitride was deposited by furnace system in NH<sub>3</sub> and SiH<sub>2</sub>Cl<sub>2</sub> ambient at 780°C individually. Only the sample 3 nonvolatile memory device is re-oxidation in atmospheric O2 ambient at 923°C for 15min. Furthermore, about 100Å blocking oxide was deposited by LPCVD in low-pressure (about 300mTorr) Tetra-Ethyl-Ortho-Silicate (TEOS) ambient at 700°C. After CVD TEOS was deposited, we placed these wafers in atmospheric  $O_2$  at 923°C for 15min to densify. A 200nm-thick poly-silicon was deposited succeeding by LPCVD to serve as gate electrode. Subsequently, gate patterning, source/drain implanting, and the remaining standard CMOS procedures were completed to fabricate the special SONOS nonvolatile memory devices.

## 3-2 Result and Discussion

In this thesis, all devices described had dimensions of  $L/W = 0.5/10 \ \mu m$ , and the threshold voltage (V<sub>th</sub>) is defined when the I<sub>D</sub> current reach 10<sup>-7</sup>A in I<sub>D</sub>-V<sub>G</sub> curves. The electrical characteristics of the special SONOS nonvolatile memory devices are measurement by HP4156C Precision Semiconductor Parameter Analyzer and HP41501A Pulse Generater.

### **3-2.1** Characteristics of Flash Devices

Figure 3-3 shows the  $I_D$ -V<sub>G</sub> curve of the sample 2 nonvolatile memory device under fresh, programmed, and erased states. Channel hot-electron injection and band-to-band hot-hole injection were employed for programming and erasing respectively. The programming and erasing time are both 10ms, and a memory window of about 2V can be clearly observed. During programming, a small fraction of electrons in the substrate obtain enough energy from applied voltage V<sub>D</sub> to surmount the barrier between oxide and silicon conduction band edges. There electrons can be trapped in silicon nitride layer and the threshold voltage shift to right. When erasing, we applied a positive drain voltage V<sub>D</sub> to generate hot hole in the subject and a large enough negative gate voltage to across the energy barrier. It reduces the threshold voltage and causes the I<sub>D</sub>-V<sub>G</sub> curve shift to right. We use this mechanisms of adjust threshold voltage by different applied voltages to obtain memory characteristics.

The program and erase speed are shown in Figure 3-4, Figure 3-5, Figure 3-6, Figure 3-7, and Figure 3-8 for the different samples respectively. The "V<sub>th</sub> shift" is defined as threshold voltage difference between the program state and erase state. Gate and drain terminals were biased equally from 7V to 9V. Both source and substrate were biased at 0V. As shown in Figure 3-4(a), Figure 3-5(a), Figure 3-6(a), Figure 3-7(a), and Figure 3-8(a), program characteristics as a function of pulse width. With V<sub>G</sub> and V<sub>D</sub> increasing, the V<sub>th</sub> shift increases and the program speed becomes faster. The program time can be short as 10ms and a memory window of about 2V can be achieved for V<sub>G</sub> = V<sub>D</sub> = 8V. Figure 3-4(b), Figure 3-5(b), Figure 3-6(b), Figure 3-7(b), and Figure 3-8(b) show the erase characteristics of these special SONOS

nonvolatile memory devices for different conditions:  $V_G = -6V$ , -7V, and -8V with the same  $V_D = 7V$ . We can easily find similar phenomenon like programming, the  $V_{th}$  decrease faster as the applied gate voltage be more negative biased. The erase time was showed about 0.001s to 0.1s for different devices under  $V_G = -7V$  and  $V_D = 7V$ . A more important thing must be mentioned, there is that over-erase situation took place because the valance band of silicon nitride is higher than other storage medium, such as HfAlO [40]. Figure 3-9 shows the program and erase speed of nonvolatile memory devices for comparing different silicon nitride thickness. Under the same programming or erasing bias, the thicker silicon nitride has faster program speed and erase, because the thicker trapping layer causes the total capacitance between the poly-gate and substrate becomes smaller, then the electric field will become large.

The endurance characteristics after  $10^5$  program/erase cycles of these sample nonvolatile memory devices are shown in Figure 3-10, Figure 3-11, Figure 3-12, Figure 3-13, and Figure 3-14. The programming and erasing conduction are approximately  $V_G = V_D = 8V$  for 10ms and  $V_G = -7V$ ,  $V_D = 7V$  for 10ms. Small amount increase of the threshold voltages in programmed and erased state can be observed. This may be the stress-induced electron traps generated in the tunneling oxide during program/erase cycling [41]. For another reason, this is due to the mismatch between the localized spatial distributions for injected electron and holes by

400000

using channel hot-electron programming and band-to-band hot-hole erasing. The uncompensated electrons cause to increase the threshold voltage in erase state over program/erase cycling.

Figure 3-15, Figure 3-16, Figure 3-17, Figure 3-18, and Figure 3-19 illustrate the retention characteristics of the nonvolatile memory devices for comparing different samples respectively. Furthermore, the quality of the tunneling oxide and the nitride trapping layer plays a significant role in charge retention. We can observe the densify of the blocking oxide is necessary to maintain a good characteristics of retention from comparing the Figure 3-18 and Figure 3-19. After that, we will discuss the effect of temperature factor for the sample 2 and sample 3. Figure 3-20 shows the retention characteristics of the sample 2 and the sample 3 nonvolatile memory devices for (Internet) comparing different temperature (T =  $25^{\circ}$ C and  $125^{\circ}$ C). It's a pity that the retention go worst as the temperature increased [42-46]. However, it is notable that the data retention of sample 2 nonvolatile memory device is better than the sample 3. This indicates the re-oxidation procedure after the silicon nitride trapping layer deposited is a success way to improve the retention characteristics of the nonvolatile memories. The retention after program/erase cycles is also an important issue for flash memory. Because the retention of sample 4 and sample 5 nonvolatile memory devices had lose electrons trapped by silicon nitride trapping layer seriously, we discuss only the

retention characteristics of sample 1, sample 2, and sample 3 nonvolatile memory devices after endurance measurement. Figure 3-21, Figure 3-22, and 3-23 show the retention characteristics compare with fresh and 100K program/erase cycled at 25°C. We can find that the charge loss behavior of the devices with 100K cycling is more serious than the other. This means the tunneling oxide damaged after 100K program/erase cycling, thus stress-induced electron trapping in the tunneling oxide increases and the charge storage capability decreases, the retention characteristics go worst. Figure 3-24 shows the retention characteristics of the sample 2 and sample 3 memory devices compare with fresh and 100K program/erase cycles at 25°C together. It is easy to observe the retention characteristics of the sample 3 memory device are better than the sample 2 memory device.

### **3-2.2 Disturbance Measurement**

Figure 3-25 shows the programming and erasing drain disturbance characteristics of these sample nonvolatile memory devices. Drain disturbance may influence programmed memory to reduce the threshold voltage during programming. In this measurement, the  $V_D = 6V$  and  $V_G = V_S = V_B = 0V$  were applied in the programming and erasing drain disturbance measurement at room temperature 25°C.

Figure 3-26 shows the gate disturb characteristics in the programming and erasing states. Gate disturbance may influence erased memory to increase the

threshold voltage. While a cell is being programmed, gate disturbance may occur for the cells sharing a common word line. The applied gate voltage attracts electrons in the substrate to tunnel to the silicon nitride, thus induce the threshold voltage to shift rightward. In this measurement, the  $V_G = 6V$  and  $V_D = V_S = V_B = 0V$  were applied to simulate the program situation which the cell unselected.

Figure 3-27 shows the read disturb characteristics in the program and erase states. There are two major factors causing the threshold voltage instability: the voltage of the word line and the bit line. The word line voltage during reading may enhance room temperature drift in the neighbor bit, and the bit line voltage during reading may cause unwanted channel hot electron injection and result in the threshold voltage shift subsequently. In this measurement, the gate voltage and drain voltage were applied at 3V and 0.5V respectively, then the source and the substrate voltage were grounded. No apparent read disturbance is observed for samples after stressing 1000s at 25°C.

### **3-3** Summary

In this chapter, we have investigated these memories effects and performances of the special SONOS nonvolatile memory devices. The re-oxidation process after silicon nitride deposited will improve the retention of nonvolatile flash memories. The energy band of the traps in the silicon trapping layer will be adjusted to suitable depth. The desify of the TEOS blocking oxide is necessary to get a good reliability of the nonvolatile flash memory. The process we proposed is compatible with CMOS manufacturing technology of semiconductor industry.



Sample Process	Sample 1	Sample 2	Sample 3	Sample 4	Sample 5	
Tunneling Oxide	18Å SiON					
Trapping	Si <sub>3</sub> N <sub>4</sub>					
Layer	30Å	50Å	50Å	80Å	80Å	
<b>Re-oxidation</b>			V			
Blocking Oxide	100Å CVD TEOS					
Densify	V	18		V		

Table 3-1 the split table of the special SONOS nonvolatile memory

devices.



Figure 3-1 The SONOS nonvolatile memory device cross-section.



Figure 3-2 The process flow of the nonvolatile memory devices.



Figure 3-3  $I_D$ -V<sub>G</sub> curves of the sample 2 nonvolatile memory device.



**(b)** 

Figure 3-4 (a) Program and (b) Erase speed of Sample 1 nonvolatile memory device with different programming and erasing condition.



**(b)** 

Figure 3-5 (a) Program and (b) Erase speed of Sample 2 nonvolatile memory device with different programming and erasing condition.



**(b)** 

Figure 3-6 (a) Program and (b) Erase speed of Sample 3 nonvolatile memory device with different programming and erasing condition.



**(b)** 

Figure 3-7 (a) Program and (b) Erase speed of Sample 4 nonvolatile memory device with different programming and erasing condition.



**(b)** 

Figure 3-8 (a) Program and (b) Erase speed of Sample 5 nonvolatile memory device with different programming and erasing condition.



**(b)** 

Figure 3-9 (a) Program and (b) Erase speed of nonvolatile memory

devices for comparing different Si3N4 thickness.



Figure 3-10 Endurance characteristics of the sample 1 memory device.



Figure 3-11 Endurance characteristics of the sample 2 memory device.



Figure 3-12 Endurance characteristics of the sample 3 memory device.



Figure 3-13 Endurance characteristics of the sample 4 memory device.



Figure 3-14 Endurance characteristics of the sample 5 memory device.





Figure 3-15 Retention characteristics of the sample 1 memory device.



Figure 3-16 Retention characteristics of the sample 2 memory device.


Figure 3-17 Retention characteristics of the sample 3 memory device.



Figure 3-18 Retention characteristics of the sample 4 memory device.



Figure 3-19 Retention characteristics of the sample 5 memory device.



Figure 3-20 Retention characteristics of the sample 2 and the sample 3 nonvolatile memory devices for comparing different temperature.



Figure 3-21 Retention characteristics of the sample 1 memory device



Figure 3-22 Retention characteristics of the sample 2 memory device compare with fresh and 100K P/E cycles at 25°C.



Figure 3-23 Retention characteristics of the sample 3 memory device



Figure 3-24 Retention characteristics of the sample 2 and sample 3 memory device compare with fresh and 100K P/E cycles at  $25^{\circ}$ C.



(b)

Figure 3-25 Drain disturbance characteristics of the flash memory devices in the (a) program state and (b) erase state.



(b)

Figure 3-26 Gate disturbance characteristics of the flash memory devices in the (a) program state and (b) erase state.



(b)

Figure 3-27 Read disturbance characteristics of the flash memory devices in the (a) program state and (b) erase state.

# **Chapter 4 Conclusion and Future Work**

#### 4-1 Conclusion

The thesis of "Characteristics and Investigation of Reoxidation Behavior on ONO Stacked Flash Memory with Robust Tunneling oxynitride" was proposed. We used the oxynitride as the tunneling oxide because the stress induced leakage current may cause the increase of interface-trap density between silicon substrate and oxide dielectric during the programming and erasing cycles. The reoxidation procedure after the silicon nitride trapping layer deposited will produce the amphoteric deep trap " $\equiv$ Si=Si $\equiv$ ", and it is effective to improve the data retention. Because it reduces the shallow trap density and the phenomenon of hopping conduction. Furthermore, the energy band of blocking oxide connecting with silicon nitride for using CVD TEOS oxide as blocking oxide is steep than the conventional blocking oxide. Hence, the holes will not tunnel through the blocking oxide easily, and that can improve the characteristics of data retention.

#### 4-2 Future Work

- 1) TEM image to evidence the real thickness of each layer.
- SIMS analysis to reveal the distribution of the element atoms in the memory cell.
- 3) The physical mechanism of endurance degradation for 30Å silicon nitride.
- The physical mechanism of densify CVD TEOS improves retention characteristics.
- 5) Looking for a solution to improve that erase speed decrease after reoxidation of silicon nitride trapping layer.

### Reference

- [1] D. Kahng and S. M. Sze, "A floating gate and its application to memory devices", Bell Syst. Tech, J., pp. 46, 1288, 1967
- [2] Takuya Kitamura et al, "A low voltage operating Flash memory cell with high coupling ration using horned floating gate with fine HSG", Symposium on VLSI Technology, pp. 104-105, 1998
- [3] S. Lai, "Tunnel Oxide and ETOX Flash Scaling Limitation", IEEE International Non-Volatile Memory Conference, pp. 6-7, 1998
- [4] J. D. Blauwe, "Nanocrystal nonvolatile memory devices", IEEE Transaction on Nanotechnology, pp. 1, 72, 2002
- [5] H. E. Maes, J. Witters, and G. Groeseneken, Proc. 17 European Solid State Devices Res. Conf. Bologna 1987, pp. 157, 1988
- [6] M. H. White, Y. Yang, A. Purwar, and M. L. French, "A low voltage SONOS nonvolatile semiconductor memory technology", IEEE Int'l Nonvolatile Memory Technology Conference, pp. 52, 1996
- [7] M. H. White, D. A. Adams, and J. Bu, "On the go with SONOS", IEEE circuits & devices, pp. 16, 22, 2000
- [8] S. Tiwari, F. Rana, K. Chan, H. Hanafi, C. Wei, and D. Buchanan, "Volatile and non-volatile memories in silicon with nano-crystal storage", IEEE Int. Electron Devices Meeting Tech. Dig., pp. 521, 1995
- [9] J. J. Welser, S. Tiwari, S. Rishton, K. Y. Lee, and Y. Lee, "Room temperature operation of a quantum-dot flash memory", IEEE Electron Device Lett., pp. 18, 278, 1997
- [10] Y. C. King, T. J. King, and C. Hu, "MOS memory using germanium nanocrystals formed by thermal oxidation of Si1-xGex", IEEE Int. Electron Devices Meeting.
- [11] J. Maserjian and N. Zamani. J. Appl. Phys., Vol. 53, pp. 559-567, 1982
- [12] H. Fukuda, M. Yasuda, T. Iwabuchi, and S. Ohno. IEEE Trans. Electron Devices, Vol. 12, pp. 387, 1991
- [13] G. W. Yoon, A. B.Joshi, J, Kim, and D. L. Kwong. IEEE Trans. Electron Devices, Vol. 14, pp. 231, 1993
- [14] L. K. Han, H.H. Wang, J.Yan and D.L. Kwong. Electronics Lett., Vol. 31, pp. 1202, 1995
- [15] Ze-Qiang Yao; Harrison, H.B.; Dimitrijev, S.; Yeow, Y.T. TENCON '95. 1995
  IEEE Region 10 International Conference on Microelectronics and VLSI, pp. 6-10., pp. 270, 1995

- [16] W. J. Tsai, S.H. Gu, N. K. Zous, C. C. Yeh et al. IEEE Int. Reliability phys. Symp. 40<sup>th</sup>. pp. 34, 2002
- [17] S. Lai, "Tunnel Oxide and ETOX Flash Scaling Limitation", IEEE International Non –Volatile Memory Conference, pp. 6-7, 1998
- [18] H. A. R. Wegener, A. J. Lincoln, H. C. Pao, M. R. O'Connell, R. E. Oleksiak, "The variable threshold transistor, a new electrically alterable nondestructive read-only storage device", presented at the Internat'l Electron Devices Meeting, 1967
- [19] M. K.Cho and D. M. Kim, "High performance SONOS memory cells free of drain turn-on and over-erase: compatibility issue with current flash technology", IEEE Electron Device Letters, Vol.21, No.8, pp.399-401, 2000
- [20] W. D. Brown and J. E. Brewer, Nonvolatile Semiconductor Memory Technology, IEEE press New York, pp. 309, 1998
- [21] J. Bu and M. H. White. Aerospace Conference Proceedings, 2002. IEEE, Vol. 5, pp. 2383, 2002
- [22] P. E. Cottrell, R. R. Troutman, T. H. Ning, "Hot-electron emission in n-channel IGFET's", IEEE Journal of Solid-State Circuits, Vol. 14, pp. 442-455, 1979
- [23] J. Bu, M. H. White, "Design considerations in scaled. SONOS nonvolatile memory devices", Solid State Electronics., Vol. 45, pp. 113-120, 2001
- [24] M. L. French, M. H. White, "Scaling of multidielectric nonvolatile SONOS memory structure", Solid-State Electron., Vol. 37, pp. 1913-1923, 1994
- [25] M. L.French, C. Y. Chen, H. Sathianathan, M. H. White, "Design and scaling of a SONOS Multidielecture device for nonvolatile memory applications", IEEE Trans. Comp. Pack. and Manu. Tech., part A, Vol. 17, no. 3, pp. 390-397, 1994
- [26] Y. Wang, M. H. White, "An analytical retention model for SONOS nonvolatile memory devices in the excess electron states", Solid- State Electron., Vol.49, pp. 97-107, 2005
- [27] S. M. Sze "Semiconductor Devices Physics and Technology", second edition, Wiley, New York, 2002
- [28] M.Lenzlinger,.. "Fowler-Nordheim Tunneling in thermal grown SiO<sub>2</sub>", J. App. Phys., Vol. 40, pp.278, 1969
- [29] I. C. Chen, C. Kaya, J. Paterson, "Band-to-Band Tunneling Induced Substrate Hot Electron (BBISHE) Injection: A New Programming Mechanism for Non-Volatile Memory Devices", in IEDM Technical Digest, pp. 263-270, 1989
- [30] C. Svensson, I. Lundstrom, "Trap-assisted charge injection in MNOS structures", Journal of Applied Physics., Vol. 44, pp. 4657-4663, 1973

- [31] P. Pavan, R. Bez, P. Olivo, E. Zanoni, "Flash memory cells— An overview", Proc. IEEE, Vol. 85, pp. 1248-1271, 1997
- [32] M. Woods, "Nonvolatile Semiconductor Memories: Technologies, Design, and Application", C. Hu, Ed. New York: IEEE Press, ch.3, pp. 59, 1991
- [33] William D. Brown, Joe E. Brewer "Nonvolatile Semiconductor Memory Technology: A Comprehensive guide to understanding and using NVSM devices", IEEE press.
- [34] Yakov Roizin, Micha Gutman, Efraim Aloni, Victor Kairys, Pavel Zisman, "Retention Characteristic of micro FLASH Memory (Activation Energy of Traps in the ONO stack)".
- [35] K. Kim, J. Choi, NVSMW, pp.9, 2006
- [36] Y. Yang and M. H. White. Solid. State Electron. Vol. 44, pp. 949, 2000
- [37] R. Bez, E. Camerlenghi, A. Modelli, A. Visconti, "Introduction to Flash Memory", In Proc. Of the IEEE, Vol. 91, no. 4, pp. 489-502, 2003
- [38] P. Cappelletti, R. Bez, D. Cantarelli, L. Fratin, "Failure mechanisms of Flash cell in program/erase cycling", in IEDM Tech. Dig., pp. 291-294, 1994
- [39] B. C. Lin, K. M. Chang, C. H. Lai, K.Y. Hsieh and J. M. Yao, "Reoxidation Behavior of High-Nitrogen Oxynitride Films after O2 and N2O Treatment," Jpn. J. Appl. Phys., Vol. 44, pp.2993-2994, 2005
- [40] Yan Ny Tan, Wai Kin Chim, Wee Kiong Choi, Moon Sig Joo, Tsu Hau Ng and Byung Jin Cho, "High-K HfAlO Charge Trapping Layer in SONOS-type Nonvolatile Memory Device for High Speed Operation", Electron Devices Meeting, 2004. IEDM Technical Digest, pp. 889–892, 2004
- [41] J. J. Welser, S. Tiwari, S. Rishton, K. Y. Lee, Y. Lee, "Room temperature operation of a quantum-dot flash memory," IEEE Electron Device Letters., vol. 18, pp. 278-280, 1997
- [42] T. S. Chen, K. H. Wu, H. Chung, and C. H. Kao, "Performance improvement of SONOS memory by bandgap engineer of charge-trapping layer", IEEE Electron Device Lett., Vol. 79, pp. 433-435, 2002
- [43] T. Sugizaki, M. Kobayashi, H. Minakata, M. Yamaguchi, Y. Tamura, Y. Sugiyama, H. Tanaka, T. Nakaanishi, and Y. Nara, "New 2-bit/Tr MONOS type flash memory using Al2O3 as charge trapping layer", in Proc. IEEE Non-Volatile Semiconductor Memory Workshop, pp. 60-61, 2003
- [44] Y. N. Tan, W. K. Chim, W. K. Choi, M. S. Joo, T. H. Ng, and B. J. Cho, "High-k HfAlO charge trapping layer in SONOS-type nonvolatile memory device for high speed operation", in IEDM Tech. Dig., pp. 889-892, 2004
- [45] "Test and test equipment" in The International Technology Roadmap for Semiconductors (ITRS), pp.27-28, 2001

[46] Barbara De Salvo, Gerard Ghibaudo, Georges Pananakakis, Gills Reimbold, Francois Mondond, Bernard Guillaumot, and Philippe Candelier, "Experimental and theoretical investigation of nonvolatile memory data-retention", IEEE Trans. Electron Devices, Vol. 46, no. 7, pp. 1518-1524, 1999



## 簡歷

- 姓名: 洪晨修
- 性别: 男
- 年齡: 25 (民國 72 年 11 月 12 日)
- 籍貫:台灣省台南縣
- 學歷:國立中山大學電機學系學士 (91.9-95.6)
  國立交通大學電子工程研究所碩士 (95.7-97.9)
  碩士論文題目:



含氮穿隧氧化層再氧化行為於 氮化矽快閃式記憶體之特性與研究

Characteristics and Investigation of Reoxidation Behavior on ONO Stacked Flash Memroy with Robust Tunneling Oxynitride