

國立交通大學

電子工程學系電子研究所

碩士論文

應用於視訊系統之快速相位追蹤與高頻

率倍數全數位式鎖相迴路

  
A Fast Phase-Tracking ADPLL for Video

Applications with Large Frequency

Multiplication Factor

研究生：張琇茹

指導教授：李鎮宜博士

中華民國九十七年八月

應用於視訊系統之快速相位追蹤與高頻率倍數

全數位式鎖相迴路

**A Fast Phase-Tracking ADPLL for Video  
Applications with Large Frequency  
Multiplication Factor**

研究生：張琇茹

Student : Shiou-Ru Jang

指導教授：李鎮宜 教授

Advisor : Prof. Chen-Yi Lee



A Thesis

Submitted to Institute of Electronics

College of Electrical and Computer Engineering

National Chiao Tung University

in Partial Fulfillment of the Requirements

for the Degree of

Master

in

Electronics Engineering

Aug. 2008

Hsinchu, Taiwan, Republic of China

中華民國九十七年八月

# 應用於視訊系統之快速相位追蹤與高頻率 倍數全數位式鎖相迴路

研究生: 張琇茹

指導教授: 李鎮宜

國立交通大學

電子工程學系 電子研究所碩士班

## 摘 要

在本論文中，我們提出一個快速相位追蹤的高頻率倍數全數位式鎖相迴路，此電路可應用於視訊系統中的時脈產生器，其主要功能是接收顯示卡發出的水平同步訊號，依據使用者設定的螢幕解析度，產生高頻像素時脈來擷取類比的視訊訊號資料。取樣點和資料的相位差直接影響到顯示畫面的品質，若是像素時脈的相位不穩定，則顯示畫面會閃爍或抖動。因此，如何在高頻率倍數下，及時的追蹤與補償相位誤差，是此電路設計的重點。

在提出的架構中，我們使用了三角積分調變器來改進數位控制震盪器的等效解析度，並且加入時間數位轉換器迴路來即時補償相位誤差，另外針對數位控制震盪器中可能發生的不預期的突波作分析和預防。我們使用標準元件庫來設計整個晶片，並利用合成軟體及自動佈局工具實現電路，最後以 0.18 微米 1P5M 標準 CMOS 製程來製作晶片。

# **A Fast Phase-Tracking ADPLL for Video Applications with Large Frequency Multiplication Factor**

Student: Shiou-Ru Jang                      Advisor: Chen-Yi Lee  
Department of Electronics Engineering and Institute of Electronics,  
National Chiao-Tung University

## ***Abstract***

In this thesis, a fast phase-tracking all-digital phase-locked loop with large multiplication factor is presented. This circuit can be applied to the video system as a clock generator. It receives the horizontal synchronous signal from the graphics card and then generates a high frequency pixel clock according to the monitor resolution setting to acquire the video signal data. The phase error between sampling clock and video data affects the display image quality directly. If the phase of pixel clock is not stable, the display image will be glittering or jittering. Therefore, how to design a fast phase-tracking clock generator with large multiplication factor is the point of this thesis.

In the proposed architecture, a sigma-delta modulator is used to enhance the equivalent digital-controlled oscillator resolution, and a time-to-digital converter loop is applied to compensate the phase error immediately, and the glitch of DCO is also analyzed and prevented. This chip is implemented with standard cell library by synthesis and auto place-and-route tools, and realized using 0.18 $\mu$ m 1P5M standard CMOS process.

## 致謝

在 SI2 實驗室的這兩年，是我有生以來最密集的吸收知識的時光。非常感謝我的指導老師李鎮宜教授提供超完善的研究設備和環境，老師的諄諄教誨和明確的方向感總是給我很大的啟發。並且在老師帶領下的實驗室相當和樂融融，使我在研究的路上毫不孤單。感謝超厲害的鍾菁哲學長超有耐心不厭其煩的在我研究的路上指引方向，每週的討論經常使我對電路的概念茅塞頓開豁然開朗，在學長身上除了學到非常非常多的專業知識，也學習到許多解決問題的方法。感謝所有鼓勵我和指引我的人使我能順利的完成碩士論文。最後感謝我的家人總是支持我任何的決定，給我無限的信任。



# Contents

Chapter 1 Introduction .....	1
1.1 Video Display System Overview .....	1
1.2 Motivation.....	4
1.3 Thesis Organization .....	5
Chapter 2 Design overview.....	6
2.1 Paper Survey .....	6
2.1.1 A Fractal-DLL Based Clock Generator for Video Application.....	6
2.1.2 Video Capture PLL by Analog bits inc. ....	7
2.1.3 Summary .....	8
2.2 Design Challenge .....	8
2.2.1 The Difficulty of Large Multiplication Factor ADPLL Design .....	9
2.2.2 The Impact of HSYNC Jitter Injection .....	10
2.2.3 Digital Controlled Oscillator glitch .....	11
Chapter 3 Architecture of fast Phase-tracking ADPLL.....	14
3.1 Phase/Frequency Detector .....	15
3.1.1 Structure .....	15
3.1.2 Simulation Result.....	16
3.2 Digital Controlled Oscillator.....	17
3.2.1 Structure .....	17
3.2.2 Solutions of Digital Controlled Oscillator Glitch.....	18
3.2.3 Problem of Uniform Resolution.....	19
3.2.4 Simulation result .....	20
3.3 Control Logic .....	24
3.3.1 State diagram .....	24
3.3.2 Digital Loop Filter .....	27
3.4 Dithering Technique.....	29
3.4.1 Dithering Theorem.....	29
3.4.2 Sigma Delta Modulator Overview .....	31
3.4.3 Sigma Delta Modulator Structure and Working Principle .....	33
3.4.4 Simulation Result.....	34
3.5 Time-to-Digital Converter Loop .....	35
3.5.1 Working Principle .....	36
3.5.2 Structure .....	37
3.5.3 Simulation Result.....	38

Chapter 4 Chip Implementation.....	46
4.1 Chip Layout View .....	46
4.2 Overall Simulation.....	49
4.2.1 Simulations in Verilog.....	49
4.2.2 Simulations in AMS.....	51
4.2.3 Post-layout Simulation.....	52
Chapter 5 Conclusion and Future Work.....	54
Reference .....	56



# Figure List

Fig. 1.1 Video display system .....	1
Fig. 1.2 Video analog signal vs. sampling clock diagram.....	3
Fig. 1.3 Relationship between V/Hsync and pixel clock.....	3
Fig. 2.1 Fractal-DLL based clock generator [5] .....	6
Fig. 2.2 Video Capture PLL [3] .....	7
Fig. 2.3 Jitter versus multiplication factor at fixed 240-MHz output [8].....	8
Fig. 2.4 The tracking jitter design challenge of large multiplication factor.....	9
Fig. 2.5 The weakness of phase-tracking in ADPLL with Bang-bang PFD .....	11
Fig. 2.6 Glitch in path selector.....	11
Fig. 2.8 Details of target-type glitch .....	12
Fig. 2.9 Details of original-type glitch.....	13
Fig. 3.1 The block diagram of proposed ADPLL, and the main targets of each block	14
Fig. 3.2 The modified 3-state PFD architecture [9].....	15
Fig. 3.3 Pulse amplifier structure [9] .....	16
Fig. 3.4 Simulation result of PFD circuit.....	16
Fig. 3.5 A cell-based MUX type DCO structure.....	17
Fig. 3.6 Fine-tuning stage of DCO.....	18
Fig. 3.7 Modified DCO structure.....	19
Fig. 3.8 The difficult of uniform resolution in DCO code changing over stage.....	20
Fig. 3.9 Simulation of DCO period versus coarse code 0 ~ 127 .....	21
Fig. 3.10 Comparison of DCO period in PVT variation.....	22
Fig. 3.11 Simulation of DCO period of coarse code and fine code .....	23
Fig. 3.12 The finite state diagram of PLL controller .....	24
Fig. 3.13 Timing diagram in Coarse SAR state .....	25
Fig. 3.14 Timing diagram in Frequency Searching state .....	26
Fig. 3.15 PLL Frequency and Phase Tracking Procedure.....	27
Fig. 3.16 Digital Loop Filter Block Diagram .....	28
Fig. 3.17 Dithering technique enhances period resolution .....	29
Fig. 3.18 Phase error reduction by dithering technique .....	30
Fig. 3.19 First-order SDM Structure.....	31
Fig. 3.20 Modified first-order SDM .....	33
Fig. 3.21 The working principle of SDM [11].....	33
Fig. 3.22 Simulation with different fractional code bits .....	35
Fig. 3.23 A PLL with TDC loop working principle.....	36



Fig. 3.24 TDC structure [15].....	37
Fig. 3.25 Simulation the phase error of PLL with and without TDC in VGA to UXGA .....	39
Fig. 3.26 Example of HSYNC jitter models.....	41
Fig. 3.27 Simulation without TDC .....	42
Fig. 3.28 Simulation with different TDC gain and different HSYNC jitter ratio .....	43
Fig. 3.29 Phase error vs. HSYNC jitter ratio with different TDC gain .....	44
Fig. 3.30 Measurement of the practical HSYNC jitter .....	45
Fig. 4.1 Floor plan and I/O plan.....	46
Fig. 4.2 Layout of proposed ADPLL .....	48
Fig. 4.3 Verilog simulation with 6 bits and 8 bits fractional code .....	49
Fig. 4.4 Verilog simulation with on/off TDC loop.....	50
Fig. 4.5 AMS simulation with 8bits fractional code and TDC loop .....	52
Fig. 4.6 Waveform of post-layout simulation .....	52



# Table List

Table 1.1 Monitor timing specification.....2

Table 3.1 Summary of peak-to-peak phase drift in different fractional code bits .....35

Table 3.2 Summary of the TDC performance.....38

Table 3.3 Phase Error in Different Operation Modes (phase error unit: %) .....39

Table 3.4 Ideal TDC Gain for Different Operation Mode .....41

Table 4.1 I/O PAD description.....47



# Chapter 1 Introduction

## 1.1 Video Display System Overview




Fig. 1.1 Video display system

The simplified video display system is shown in Fig. 1.1 [1], the RGB (Red/Green/Blue) analog signal, Vertical Synchronous clock (Vsync), and Horizontal Synchronous clock (Hsync) are sent from Random Access Memory Digital-Analog Converter (RAMDAC) of Personal Computer (PC) to the RGB acquisition interface. The RGB signal has been converted to digital domain from Variable Gain Amplifier (VGA), Analog-to-Digital Converter (ADC) in RGB acquisition interface, and the Pixel Clock (CKp) is also generated by it. Then the digital RGB signal can be computed in the following digital processes.

The clock for ADC to sample analog data to digital is generated from a clock generator which is usually composed of a Phase-Lock Loop (PLL), and the high speed pixel clock (CKp) is produced according to the setting of display quality, and is aligned

to the Hsync. The multiplication factor between Hsync and pixel clock is proportion to the display horizontal resolution which is defined according to the display specifications in video electronics standards association (VESA). That means the display resolution has to be improved for the quality of display.

Table 1.1 Monitor timing specification

Mode	Resolution		Refresh Rate	Horizontal Frequency	Pixel Frequency
	Active	Total			
VGA	640x480	800x525	60 Hz	31.5 KHz	25.175 MHz
		832x520	72 Hz	37.9 KHz	31.500 MHz
		840x500	75 Hz	37.5 KHz	31.500 MHz
		832x509	85 Hz	43.3 KHz	36.000 MHz
SVGA	800x600	1024x625	56 Hz	35.1 KHz	36.000 MHz
		1056x628	60 Hz	37.9 KHz	40.000 MHz
		1040x666	72 Hz	48.1 KHz	50.000 MHz
		1056x625	75 Hz	46.9 KHz	49.500 MHz
		1048x631	85 Hz	53.7 KHz	56.250 MHz
XGA	1024x768	1344x806	60 Hz	48.4 KHz	65.000 MHz
		1328x806	70 Hz	56.5 KHz	75.000 MHz
		1312x800	75 Hz	60.0 KHz	78.750 MHz
		1376x808	85 Hz	68.7 KHz	94.500 MHz
SXGA	1280x1024	1688x1066	60 Hz	64.0 KHz	108.000 MHz
		1688x1066	75 Hz	80.0 KHz	135.000 MHz
		1728x1072	85 Hz	91.1 KHz	157.500 MHz
UXGA	1600x1200	2160x1250	60 Hz	75.0 KHz	162.000 MHz
		2160x1250	65 Hz	81.3 KHz	175.500 MHz
		2160x1250	70 Hz	87.5 KHz	189.000 MHz
		2160x1250	75 Hz	93.8 KHz	202.500 MHz
		2160x1250	85 Hz	106.3 KHz	229.500 MHz

As shown in the Table 1.1, the multiplication factor of the clock generator in video system applications is very large, for example, 2160 in UXGA. The input frequency is very low, for example, 75kHz Horizontal frequency in UXGA. Besides, the range of pixel frequency is from 25MHz to 229.5MHz which is difficult for designers to realize an oscillator to cover such wide range. The stability of PLL loop is not good in this situation in traditional design, and the output jitter is also not easy to be controlled.




Fig. 1.2 Video analog signal vs. sampling clock diagram

Besides, the high speed pixel clock has to be aligned to Hsync, otherwise an ambiguous signal will be sampled. The relationship between phase of pixel clock and analog RGB signal is shown in Fig. 1.2. The edges of pixel clock have to be located in static signal region, otherwise the converted digital signals would be ambiguous which result in blurry display image.

However, the input of clock generator Hsync comes in with high noise and low frequency pulse. How to improve the loop stability in large multiplication and low input frequency, and align the phase of a highly noisy Hsync clock become the main considerations of video capture clock generator design.




Fig. 1.3 Relationship between V/Hsync and pixel clock

The relationship between Vsync, Hsync, and Pixel clock is shown in Fig. 1.3. The Hsync clock string is generated by Vsync, and the Pixel clock is generated by Hsync. The video data is sampled by pixel clock and converted to digital domain by ADC. The display resolution directly corresponds to the multiplication factor M and N.

## 1.2 Motivation

The main targets of the clock generator for video application are tracking the phase of a highly noisy and low frequency HSYNC from the display-card, and generating the high speed pixel clock, with large multiplication factor from 800 to 2160 times [1].


Some analog approaches are proposed to accomplish these targets. For example, an architecture which separates the frequency and phase operation into two loop filters [2] is proposed to help phase tracking and to meet the specification. The second example of PLL for video application employs 3 PLLs, an internal PLL is used to generate a 5-phase 660MHz extra high frequency clock from an additional crystal as a high precision time resolution [3], and then it utilizes a high-precision 28-bit digital frequency synthesizer to generate an output clock. The third example applies a 2-stage cascaded PLL to overcome the low-rate input clock [4]. However, those analog approaches often result in larger power consumption, long lock-in time. Furthermore, because of the small input frequency, the loop filters (LPF) of analog PLL need external RC components.

Some digital approaches are also realized for this application. A DLL-based clock generator with analog variable delay cell and charge pump is proposed to accomplish the specification [5]. Another example of a digital PVT tolerant PLL for large

multiplication frequency synthesizer employs a digital controller, DAC, and VCO [6]. Both the digital controlled clock generator designs utilize the customized analog oscillator for high resolution in frequency to overcome the difficulty of large multiplication design.

From the development of CMOS process, a cell-based all-digital PLL has become more and more popular because of high integration in SOC design, good immunity against switching noise, better portability for technology scaling, and low leakage current in advanced process.

In this thesis, a cell-based all-digital PLL circuit for video application with large multiplication is proposed. The main target is to accommodate to the current monitor timing specifications [7]. This chip is implemented in a 0.18 $\mu\text{m}$  1p5m 1.8v/3.3v standard CMOS process. The chip area is 1000 $\times$ 1000 $\mu\text{m}^2$ , and the power consumption is 6.65mW at 6MHz input clock, 192MHz output clock.



## 1.3 Thesis Organization

This thesis is arranged as follow. In chapter 2, the surveys of video application PLL and the design challenges are described. In chapter 3, all the details of the proposed ADPLL clock generator, including the circuit architecture, functional blocks, control algorithm, and block simulation results are presented. The chip implementation and overall simulation results are reported in chapter 4. Finally, we make conclusions and discuss future work in chapter 5.

# Chapter 2 Design overview

## 2.1 Paper Survey

### 2.1.1 A Fractal-DLL Based Clock Generator for Video Application




Fig. 2.1 Fractal-DLL based clock generator [5]

The design of a fractal-DLL based clock generator for video application is shown in Fig. 2.1. A variable delay cell with analog PFD and charge pump is used in this design for continuous tuning delay to overcome the difficulty of large



multiplication and noisy input jitter. A multiple-set and single-reset flip-flop is used to generate pixel clock  $ck_{out}$ . However, it needs an initial circuit to generate a pulse before the flip-flop, and may result in an additional phase drift. The cycle-to-cycle output jitter of this design is 17 ps rms at 210 MHz. The phase error is roughly equal to 1.6ns, which represents less than one third of a pixel length in the standard.

### 2.1.2 Video Capture PLL by Analog bits inc.




Fig. 2.2 Video Capture PLL [3]

The other example of video capture PLL by Analog Bits Inc is illustrated in Fig. 2.2. This PLL circuit is composed of two internal PLLs inside the overall PLL. One internal PLL is used to generate a 5-phase 660MHz clock from a 14.3MHz system reference clock as a high precision time reference. The other internal PLL is used to generate an 8-phase clock. After generating a high precision time reference, a programmable all-digital loop filter and a high precision 28-bit digital frequency synthesizer are utilized to generate an output clock with less jitter. Besides, a 12-bit clock divider with programmable frequency multiplication factor, and a controllable delay line is inserted in the output path for de-skew purpose. This design is the most popular one in video application.

### 2.1.3 Summary

From the surveys above, high-resolution oscillators are required in clock generator designs with large multiplication. However, an analog voltage controlled oscillator is not portable, and becomes more difficult to design in advanced process.

In order to track the noisy and slow frequency input clock, an internal extra high frequency clock is introduced to overcome the challenge, but it requires more cost and power consumption, for example, 3 PLLs employing. Another solution is to utilize an analog loop filter, but it requires external RC components. In advance process, a leakage current problem will also reduce the performance of whole loop and cause additional power lost.

## 2.2 Design Challenge




Fig. 2.3 Jitter versus multiplication factor at fixed 240-MHz output [8]

The tracking jitter is strongly related to the multiplication factor as shown in the Fig. 2.3. The period jitter is controlled in 5%, but the tracking jitter exceed 100% when the multiplication factor is larger than 512 which means it is hard to accomplish phase tracking when ADPLL has large multiplication factor.

Secondly, Hsync is not generated by crystal oscillator in video system application, and the jitter might be up to 1ns. The stability of ADPLL loop may be destroyed by the trembling of Hsync.

## 2.2.1 The Difficulty of Large Multiplication Factor

### ADPLL Design





Fig. 2.4 The tracking jitter design challenge of large multiplication factor

Because the significant Video ADPLL multiplication factor is up to 800 ~ 2160, the minor frequency error or input jitter will lead to enormous error. As shown in Fig. 2.4, the original assumption that the closest output pixel clock period is  $T$ , the DCO resolution is  $\Delta$ , and the multiplication factor is  $N$ . After a HSYNC cycle, the phase of HSOUT is slightly behind the phase of HSYNC for the amount of  $\delta$ . Then the PLL controller adjusts Pixel clock period to  $T-\Delta$ . After another HSYNC cycle, HSOUT substantially leads HSYNC, and the phase error becomes  $\delta-N\times\Delta$ . Therefore, despite the pixel clock cycle only adjusts for the amount of  $\Delta$ , the large multiplication factor

still result in considerable phase error. Hence, the improvement of the DCO resolution is necessary.

From this example, even one resolution have been tuned, the phase error is amplified by the high multiplication factor. For this reason, the enhancement of resolution is necessary. Nonetheless, even if the resolution is reduced to 1ps, a single tuning step of HSOUT period reaches 2.16ns after being amplified by the multiplication factor (2160). There are two solutions for this problem: the reduction of the DCO resolution of DCO architecture and the modification of the PLL architecture. However, the DCO reality resolution cannot be reduced unlimited, so we solve this problem by modifying the PLL architecture.

## 2.2.2 The Impact of HSYNC Jitter Injection



Unlike the conventional analog PLL Charge Pump, the All-Digital PLL with Bang-bang PFD can only get the lead or lag information, and have no phase error “quantity” information. Therefore, in the application of high multiplication factor PLL loop, it is very difficult to track phase.

Moreover, the tuning step of the DCO after lock has to keep small for the amplification of phase error by large multiplication factor. However, a small tuning step slows down the phase tracking behavior and causes a phase drift accumulation by HSYNC jitter.

Fig. 2.5 shows the problem mentioned above. The maximum value of the input HSYNC jitter is 1.2 ns, but the phase drift is accumulated to 6 ns because of the low tracking speed of HSOUT. Therefore the design of noisy input application like Video

Capture PLL must have the ability to keep up with the phase of HSYNC immediately, otherwise the accumulated phase error will be very substantial.




Fig. 2.5 The weakness of phase-tracking in ADPLL with Bang-bang PFD

### 2.2.3 Digital Controlled Oscillator glitch

Although the cell-based MUX-type DCO and DCV fine-tuning stage can achieve a high resolution, wide operating range, and high operating frequency. There are still some problems for wide application. The most important problem of path-select-type DCO is the occurrence of glitch. A glitch generates uncertain output signal, and the frequency divider will be disordered.




Fig. 2.6 Glitch in path selector

The change of the path-select-signal when two inputs of multiplexer are inconsistent will cause a glitch as shown in Fig. 2.6. In order to clarify the timing of glitch occurrence, we define the glitch by the location where the glitch take places. Two types of the glitch discussed here are target-type and original-type, as shown in Fig. 2.7.




Fig. 2.7 Definition of glitch

Assume that  $mout[0]$  is the output of the DCO. When the  $coarse\_sel[0:3]$  changes from 1000 to 0100, the target-type jitter occurs at the target path, that is,  $del[1]$  and  $mout[2]$ . A glitch will be generated when  $del[1]$  is different from  $mout[2]$ , but the  $mout[2]$  has already fixed at high, so the code have to be changed when  $del[1]$  is high to avoid glitch occurrence.




Fig. 2.8 Details of target-type glitch

As shown in Fig. 2.8, in order to avoid the glitch occurrence, the delay of  $del[0] \rightarrow mout[0] \rightarrow coarse\_sel$  has to be larger than the delay of  $del[0] \rightarrow del[1]$ . The inference of timing limitation equation is shown below.



# Chapter 3 Architecture of fast Phase-tracking ADPLL




Fig. 3.1 The block diagram of proposed ADPLL, and the main targets of each block

Fig. 3.1 shows the proposed Video capture phase lock loop block diagram. The Sigma-Delta Modulator (SDM), Time-to-Digital Converter (TDC), TDC loop, and digital filter are added to the basic PLL loop to solve the challenges in high multiplication factor ADPLL design. The ADPLL basic blocks contains Phase/Frequency Detector (PFD), control logic, Digital-Controlled Oscillator (DCO), and frequency divider (FivM).



The HSYNC jitter effect is reduced by the digital filter, and the filter also speeds up the lock-time. The DCO design challenge is solved by control logic, include glitch problem and inconsistent DCO resolution problem.

The problem of large DCO resolution to track input clock phase is solved by Sigma Delta modulator (SDM). It is used to enhance the DCO equivalent resolution. The DCO glitch problem is also solved by SDM. The MUX type DCO is modified to help glitch problem and also to reduce power consumption. The additional TDC loop is applied to resolve the design challenge of the instantaneous jitter of HSYNC.

The working principle of proposed ADPLL is described as follow. UP and DOWN information is outputted from the PFD then sent into the control-logic. Subsequently, the TDC code is converted by TDC and sent into the TDC loop. The fractional DCO code is combined with the output from control-logic and the output of TDC loop and sent into SDM. The dithering is performed by SDM that produces the high rate DCO code to control the DCO. And then the FB\_CLK is outputted by FivM and sent back the PFD.

## 3.1 Phase/Frequency Detector

### 3.1.1 Structure




Fig. 3.2 The modified 3-state PFD architecture [9]

The PFD [9] shown in Fig. 3.2 is used in our work. When the output clock (FB\_CLK) leads the reference clock (REF\_CLK), flagD presents a low signal and flagU keeps high. On the contrary, when FB\_CLK lags REF\_CLK, flagU presents a low pulse and flagD keeps high. Since the ADPLL controller only needs lead or lag signal, the digital pulse amplifier is used to minimize the dead zone of the PFD.




Fig. 3.3 Pulse amplifier structure [9]

The digital pulse amplifier [9] shown in Fig. 3.3 is applied to extend the low pulse-width of OUTU and OUTD, so the following D-flip-flops can detect it. This technique improves the dead-zone of PFD.

### 3.1.2 Simulation Result




Fig. 3.4 Simulation result of PFD circuit

Fig. 3.4 shows the simulation result of PFD. It is simulated by ULTRASIM S mode at SS corner. The simulation sweeps the phase error from FB\_CLK leading

REF\_CLK for 30ps to FB\_CLK lagging REF\_CLK for 40ps. The dead-zone of PFD is around 16ps. That is, when the phase error between REF\_CLK and FB\_CLK is less than  $\pm 16$ ps, flagU and flagD will both keep high and there is no leading or lagging information for ADPLL controller.

## 3.2 Digital Controlled Oscillator

### 3.2.1 Structure

In order to apply this ADPLL in all display modes (VGA, SVGA, XGA, SXGA, and UXGA), the operating period of DCO have to cover a very wide range from 6.173ns to 39.72ns. Therefore, a cell-based MUX-type DCO [14] is used in this design.

The MUX-type DCO has the advantage of minimum intrinsic delay and easy extension of the operating frequency range.




Fig. 3.5 A cell-based MUX type DCO structure

The structure of a MUX-type DCO with fine-tuning stage is shown in Fig. 3.5. This DCO contains two stages, which are coarse-tuning stage and fine-tuning stage. In coarse-tuning stage [14], one coarse-tuning delay contains a buffer delay ( $d_{del}$ ) and a multiplexer delay ( $d_{mux}$ ). The delay path is chose by coarse select signal ( $coarse\_sel$ ).




Fig. 3.6 Fine-tuning stage of DCO

In order to increase the frequency resolution of the DCO, a fine-tuning stage, as shown in Fig.3.6, is added before the coarse-tuning stage. The fine-tuning delay cell is composed of digitally controlled varactor (DCV) [10]. The schematic of the DCV cell is shown in top of Fig. 3.6. It utilizes the different gate capacitance of NAND gates controlled by different digital codes to build a digitally controlled varactor.

### 3.2.2 Solutions of Digital Controlled Oscillator Glitch

In order to produce a glitch-free-ADPLL, a modified MUX-type DCO is applied. The coarse cell is modified from buffer to OR gate in order to solve the target-type glitch problem and also gain the benefit of saving power, as shown in Fig. 3.7. Since both of the target paths are always fixed at high, there is no glitch problem.




Fig. 3.7 Modified DCO structure

Therefore, only original-type glitch problem has to be resolved, as long as the limitation of control delay is less than  $(d\_fine + d\_intr)$ , the glitch will not occur.

### 3.2.3 Problem of Uniform Resolution

The coarse delay is determined by the number of OR gate and MUX gate. Moreover, the fine delay is determined by the number of load capacitor. Because the sources of delay are distinct, the PVT variation of delay is different. Therefore, it is difficult to design a uniform resolution DCO. Non-monotonic or large resolution would takes place and results in unstable loop tracking, as shown in Fig. 3.8.





Fig. 3.8 The difficult of uniform resolution in DCO code changing over stage


In order to solve the monotonic issue, the delay range of fine-tuning stage is designed to be larger than one coarse-tuning step, and the special consideration of the design of the controller is describe in detail in section 3.3.

### 3.2.4 Simulation result


The DCO is simulated in ULTRASIM S mode. Fig. 3.9 shows the period of DCO output clock versus coarse code (0~127) when fine code is zero. The simulations in FF, TT, and SS corners are shown in (a), (b), and (c) respectively. In FF corner, the DCO period range is from 1.86ns to 40.29ns, and the DNL is  $\pm 0.158\Delta$ , the INL is  $\pm 0.103\Delta$ , where the  $\Delta$  is the ideal step. In TT corner, the DCO period range is from 2.63ns to 59.53ns, and the DNL is  $\pm 0.202\Delta$ , INL is  $\pm 0.107\Delta$ . In SS corner, DNL is  $\pm 0.019$ , INL is  $\pm 0.016$ , and DCO period range is from 4.18ns to 98.46ns.



(a) FF corner, DNL:  $\pm 0.158\Delta$ , INL:  $\pm 0.103\Delta$ , DCO period range: 1.86ns ~ 40.29ns



(b) TT corner, DNL:  $\pm 0.202$ , INL:  $\pm 0.107$ , DCO period range: 2.63ns ~ 59.53ns



(c) SS corner, DNL:  $\pm 0.019$ , INL:  $\pm 0.016$ , and DCO period range: 4.18ns ~ 98.46ns

Fig. 3.9 Simulation of DCO period versus coarse code 0 ~ 127

s mode coarse code: 0~127

SS mean step=742.35ps,max step=756.80ps,min step=728.60ps intr=4.18ns max period=98.46ns  
TT mean step=448.02ps,max step=538.80ps,min step=357.60ps intr=2.63ns max period=59.53ns  
FF mean step=302.64ps,max step=353.00ps,min step=257.40ps intr=1.86ns max period=40.29ns




Fig. 3.10 Comparison of DCO period in PVT variation

Fig. 3.10 shows the DCO period versus coarse code in SS, TT, FF corner. The range covered in every corner is from 4.18ns to 40.29ns which can be applied from VGA to UXGA mode.



s mode coarse:0~4 when coarse=0  
 SS fine step mean=17.20ps max=25.02ps min=5.34ps, range=1083.70ps cover=338.84ps  
 TT fine step mean=11.48ps max=15.68ps min=4.06ps, range=723.54ps cover=272.86ps  
 FF fine step mean=8.68ps max=10.40ps min=2.20ps, range=546.54ps cover=244.62ps




Fig. 3.11 Simulation of DCO period of coarse code and fine code

Fig. 3.11 shows the period of DCO output clock versus coarse code (0~4) and fine code (0~63). The average step of fine stage delay is 8.68ps in FF corner, 11.48ps in TT corner, 17.20ps in SS corner. The average range of fine stage delay is 546.54ps in FF corner, 723.54ps in TT corner, 1083.70ps in SS corner. The range of fine stage is larger than one coarse delay step, and the overlap delay is 244.62ps in FF corner, 272.86ps in TT corner, and 338.84ps in SS corner.

## 3.3 Control Logic

### 3.3.1 State diagram




Fig. 3.12 The finite state diagram of PLL controller

The state diagram of the controller is shown in Fig. 3.12. The control algorithm will influence the frequency lock time and phase tracking performance. In the design, the step code contains 7bits coarse-tuning code, 6bits fine-tuning code, and 8bits fraction-tuning code, and is expressed by {coarse code, fine code, fractional code}. The phase polarity is high as the PFD comparison result is changed.




Fig. 3.13 Timing diagram in Coarse SAR state

The first state is Coarse SAR (successive approximation register) State. The initial step is {8,0,0} and the SDM and TDC-loop are turned off. In this state, only the coarse-tuning code will be changed. As shown in Fig. 3.13, when phase polarity (A), the step code will be divided by 2 to reduce the tuning-step (B), and the average code from filter will be reloaded to DCO control code (C) to speed up the frequency searching if the state of filter is ok.




Fig. 3.14 Timing diagram in Frequency Searching state

When the step code is reduced to  $\{1,0,0\}$ , the control unit enters Frequency Searching State. The purpose of this state is to find the best coarse code. The step code is kept in  $\{1,0,0\}$  for 15 occurrences of phase polarity for filter to find an average coarse code, as shown in Fig. 3.14. After entering the Frequency Searching State, coarse code has been held to avoid the situation that coarse and fine contact with each other to cause non-monotonic or the worse resolution.

The third state is Fine & Fraction SAR State. The behavior of this stage is similar to the Coarse SAR State. The initial step code is  $\{0,32,0\}$ . Only fine-tuning code and fractional code will be changed in this state. After this state, the SDM is activated to dither the DCO fine code. The dithering working principle will be explained in SDM section.

When the step code is reduced to minimum step  $\{0,0,1\}$ , the ADPLL controller enters the Phase Tracking State. After this state, the TDC-loop is stimulated to

compensate the instant input jitter infection. After 128 times of frequency polarity in Phase Tracking State, the ADPLL is locked.

### 3.3.2 Digital Loop Filter




Fig. 3.15 PLL Frequency and Phase Tracking Procedure

Fig. 3.15 shows the DCO control code versus time. In Region I, the PLL controller changes the control code in large step in order to speed up frequency fetching and phase tracking. After entering Region II, the frequency of REF\_CLK and FB\_CLK are almost the same. The PLL controller decreases the tuning-step code to keep tracking the frequency and the phase of REF\_CLK.

Owing to the HSYNC jitter, the PLL loop have to keep tracking and renewing the DCO control-code after PLL loop is locked, or the loop will be unstable and causing a noisy pixel clock. A digital loop filter is introduced to avoid the HSYNC jitter involved in the PLL loop which may cause large output jitter.

Therefore, the PLL controller sends the DCO control-code to the digital loop filter to calculate an average DCO control code (avg\_dco\_code). After PLL loop frequency is locked, the avg\_dco\_code carries the baseline frequency information. Then the DCO

control code is slightly tuned nearby `avg_dco_code` by PLL controller to keep the loop stable and to maintain the tracking of phase.




Fig. 3.16 Digital Loop Filter Block Diagram

Fig. 3.16 shows the block diagram of digital filter, K represents the number of new input DCO control code, and M is the number of wanted code of filter. The digital loop filter renews the value stored in the register according to un-ceased input DCO control code. The `avg_dco_code` for PLL controller will be added and calculated by  $T_0$  to  $T_{(M+1)}$  in registers.

When PLL is operating, 10 DCO control code will be stored in the digital loop filter registers. The maximum and minimum stored code will be replaced by new input DCO control code. The `avg_dco_code` is calculated by averaging the DCO control codes inside the filter except for the maximum and minimum ones, and then the `avg_dco_code` for baseline frequency is obtained.

When the phase polarity occurs, for example, from lead to lag, the PLL controller updates the avg\_dco\_code to the DCO control code to reduce the output phase error, and keep the stable PLL loop from input noise.

Moreover, the PLL loop with digital filter eases off the over-tracking situation and speed up the frequency lock speed. After the frequency is locked, it steadies output frequency by filtering the input jitter.

## 3.4 Dithering Technique

### 3.4.1 Dithering Theorem




Fig. 3.17 Dithering technique enhances period resolution

Fig. 3.17 shows how the use of high rate clock improves the equivalent DCO resolution [11][12]. The x axis is the DCO period and the y axis is time. Here, n1 cycles of period P1 and n2 cycles of period P1+Δ are mixed in one HSOUT period. The equivalent pixel clock period is given by  $\frac{P1 \times n1 + (P1 + \Delta) \times n2}{n1 + n2} = P1 + \frac{n2 \times \Delta}{n1 + n2}$ . The equivalent resolution is improved from Δ to  $\frac{\Delta}{n1 + n2}$  by mixing P1 and P1+Δ.




Fig. 3.18 Phase error reduction by dithering technique

Fig. 3.18 shows how to use over-sampling method to reduce the phase error. For example, the multiplication factor in the Figure is  $M$ , and DCO resolution is  $\Delta$ . Assume the cycle of Ideal pixel clock is  $T + \Delta / 2$ . In one HSYNC cycle, if all the periods of  $M$  pixel clock cycles are  $T$ , the phase error is accumulated to  $M \times \Delta/2$ . If the periods of pixel clock are controlled by high-speed clock, that is, HSOUT is formed with a mix of  $T$  and  $T + \Delta$  pixel clock periods, and then the phase error is controlled under  $\Delta/2$ .

From the figure, another key point is that the high-speed pixel clock controller should averagely separate two kinds of different periods to minimize the pixel clock Phase error accumulation.

In order to reduce the complexity of circuits, Sigma-Delta Modulator (SDM) is applied to realize the dithering of DCO period.



### 3.4.2 Sigma Delta Modulator Overview

SDM is widely used in over-sampling data converter for its capability to push noise to high frequency. Then, the quantization noise can be removed by low pass filter. For ADC application, analog input is converted to digital output with enhanced resolution after passing through the sigma delta modulator. In a sufficiently long time period, the average of digital output will be much closer to the value of the analog input than that in an ADC without SDM. In Fractional-N PLL application, the multiplication factor can be considered as over-sampling a DC analog signal. For example, a non-integer multiplication factor of frequency can be generated by more than one divide ratio dithering at over-sampling rate.

In this design, a SDM is applied to dither the DCO control code to minimize the phase error in phase tracking procedure. Since the multiplication factor of Video Capture PLL is from 800~2160, this architecture intrinsically produces a clock in slow rate and a clock in high rate. This characteristic of Video Capture PLL is used to improve the DCO equivalent resolution by sampling slow rate signal by high rate clock.




Fig. 3.19 First-order SDM Structure

A first order SDM is shown in Fig. 3.19 [13]. The  $\Delta$  block is digital differential block and  $\Sigma$  block is digital integration. Inside the block,  $Z^{-1}$  is the digital delay cell. A

delayed  $y$  signal is sent into  $\Delta$  block to generate the difference between output  $y$  and input  $x$ , then  $v$  is generated from  $\Sigma$  block by integrating the difference. After  $v$  is quantified by the quantification, output  $y$  is refreshed.

From the discussion in time domain

$$x(n) - y(n-1) + v(n-1) = v(n)$$

When  $n$  is substituted for 1, 2, 3, to  $N$ , the equations are generated below

$$x(1) - y(0) + v(0) = v(1)$$

$$x(2) - y(1) + v(1) = v(2)$$


$$x(3) - y(2) + v(2) = v(3)$$

.....

$$x(N) - y(N-1) + v(N-1) = v(N)$$

The equation below is generated by summing up the equations above

$$v(N) - v(0) = \sum_{n=1}^N x(n) - \sum_{n=0}^{N-1} y(n)$$



From the assumption of  $x$  is a slow rate signal, and  $v$  converges all the time, the approximate equation is generated below.

$$\lim_{N \rightarrow \infty} \frac{v(N) - v(0)}{N} = \lim_{N \rightarrow \infty} x - \lim_{N \rightarrow \infty} \frac{1}{N} \sum_{n=0}^{N-1} y(n)$$

That is

$$\text{Average}(y) \rightarrow x$$

Sigma delta modulator improves the equivalent resolution in digital application, but it requires another high speed over-sampling clock. In the video capture ADPLL application, the large multiplication factor provides a high over-sampling ratio (OSR) and over-sampling rate in nature. The enhancement of equivalent resolution can be achieved with no penalty.

### 3.4.3 Sigma Delta Modulator Structure and Working

#### Principle




Fig. 3.20 Modified first-order SDM

In the proposed Video Capture PLL, a modified first order SDM is applied, as shown in Fig. 3.20, so that the area of SDM can be reduced in this structure and the cycle-to-cycle jitter can be minimized.





Fig. 3.21 The working principle of SDM [11]

The working principle of SDM is shown in Fig. 3.21. After Fine & Fraction SAR State, the fractional code is generated from PLL controller which is triggered by slow-rate phase clock, and then sent into the SDM which is triggered by high-rate pixel


clock. After that, SDM generates a series of high-rate changing integer codes according to the fraction code and is used to control the DCO so the non-integer DCO resolution can be performed.

### 3.4.4 Simulation Result


Fig. 3.22 shows the simulations of the jitter performance with the assumptions of 1ps DCO resolution and ideal input HSYNC clock (no input jitter). Simulations with 0 bits, 5 bits, 6 bits fractional codes are shown respectively.



(a) 0 bits fractional code



(b) 5 bits fractional code



(c) 6 bits fractional code

Fig. 3.22 Simulation with different fractional code bits

Table 3.1 Summary of peak-to-peak phase drift in different fractional code bits

	0 bits	5 bits	6 bits
Peak-to-Peak Phase drift (ns)	$\pm 67.406$ ns	$\pm 1.573$ ns	$\pm 0.165$ ns

From the simulation, the performance of phase drift is  $\pm 67.406$  ns with 0 bits fractional code,  $\pm 1.573$  ns with 5 bits, and  $\pm 0.165$  ns with 6 bits, as shown in Table 3.1. The phase drift is improved by adding the fractional bit counts substantially, that is, when the fractional bit counts are increased, the equivalent resolution is better.

## 3.5 Time-to-Digital Converter Loop

Although the proposed Video Capture ADPLL with SDM achieves the high multiplication factor and low output jitter when the HSYNC is clean. The tuning step is too small to track the phase jitter of a noisy HSYNC.

When jitter is observed in reference clock, the circuit can not track it fast enough which leads to phase error accumulation. In order to maintain the high resolution of DCO and the capability of tracking the reference clock jitter, the sigma-delta ADPLL needs an additional TDC loop to overcome this phase variation.

The TDC loop is designed to affect the present `dco_code_frac` without accumulation. Hence, the ADPLL can compensate the phase jitter of HSYNC rapidly and avoid the noise of reference clock from interfering the stable loop and cause false lock.

In the Fig. 3.1, the `dco_code_base` varies one fractional code or jumps to average code after lock-in. The property of `dco_code_base` is stable and varies slightly. It contains the main frequency information of reference clock. The `cp_code` is converted by TDC from the phase error between reference and feedback clock, which varies with the phase drift that caused by HSYNC jitter.

### 3.5.1 Working Principle

In TDC-loop, the phase error is quantified by TDC, and then the PLL controller tunes the DCO-code according to TDC-code for the phase error compensation caused by instant HSYNC jitter. Besides, the TDC-code is only used to influence DCO-code once, and it will not change the average frequency. Therefore, the TDC-loop compensates large HSYNC jitter at once, and avoids instability caused by input noise injection.




Fig. 3.23 A PLL with TDC loop working principle

Fig. 3.23 shows the working principle of TDC. The phase drift is detected by PFD and quantified by TDC to TDC-code. The TDC-code is multiplied by TDC-loop-gain and sent into SDM-DCO. Then the tuning-code will be averagedly scattered over the flowing pixel clock by SDM. For this reason, before the next HSYNC rising-edge, the phase error caused by HSYNC jitter this time has been compensated.

### 3.5.2 Structure





Fig. 3.24 TDC structure [15]

TDC structure is shown in Fig. 3.24. Because of the performance of input jitter compensation is strongly dependent on the TDC resolution, a traditional TDC [15] is used in the proposed ADPLL.

For the lead and lag information, two duplicate TDC is used, the advantages of this structure are small resolution and small dead zone. The simulation result is listed in the Table tdc\_performance. In SS corner, the resolution is 100ps, and the dead zone of detection is 190ps.

Table 3.2 Summary of the TDC performance

	resolution	dead zone	range
SS	100ps	<190ps can't be detected	6400ps
FF	44ps	<70ps can't be detected	2816ps


### 3.5.3 Simulation Result

#### 3.5.3.1 Discussion of Time-to-Digital Converter Loop


In Fig. 3.25 left half, the x axis is the input jitter and the y axis is the phase error (ns). The simulation without TDC is shown in the left half of Fig. 3.25 (a), the phase error reaches 6ns at 1.2ns jitter. The simulation with TDC is shown in the left half of Fig. 3.25 (b), the phase error is reduced to 1.6ns at the same case.

The percentage of ideal pixel clock period versus input jitter is shown in the right half of Fig. 3.25 (a) and Fig. 3.25 (b). Since the period of ideal pixel clock in UXGA mode is only 6.173ns, the phase error have to be smaller than 33% of ideal pixel clock period. From the simulation result, the performance in UXGA mode and 1.2ns input jitter is reduced from 80% to 22 % by adding the TDC loop.





(a) Simulation without TDC, the maximum phase drift is 6ns (78%)



(b) Simulation with TDC, the maximum phase drift is 1.6ns (22%)

Fig. 3.25 Simulation the phase error of PLL with and without TDC in VGA to UXGA

The detailed simulation data is listed in Table 3.3. The column represents different input jitter (0ps ~ 1.2ns) and the row represents different view modes (VGA to UXGA). The shadowed statics are simulated without TDC-loop and the unshadowed ones are simulated with TDC-loop and the unit is in percentage.

Table 3.3 Phase Error in Different Operation Modes (phase error unit: %)

%	VGA	SVGA	XGA	SXGA	UXGA
Jitter	0.3348	0.6242	1.5470	3.4938	2.6730
0ps	0.1158	0.1120	0.0910	0.8262	0.9639
Jitter	1.8114	2.9731	6.5422	11.0106	19.9422
200ps	0.7527	1.4045	2.1612	3.0564	4.6656
Jitter	4.7329	8.7713	12.0672	19.3752	31.0716
500ps	1.7132	2.3729	3.6367	6.2424	9.5742

Jitter	10.8077	13.2890	26.4354	34.8192	63.3744
1000ps	3.4012	5.0859	7.2345	11.5398	18.0711
Jitter	14.6494	18.3709	31.6484	53.1036	78.1002
1200ps	4.0809	6.2163	9.2397	12.8628	21.6270

### 3.5.3.2 Discussion of TDC Loop Gain

The result in the above section is simulated on the basis of ideal TDC gain. However, in reality, the TDC resolution and the DCO resolution are both affected by PVT variation. The simulation below is to discuss the effect of non-ideal TDC gain.

The ideal TDC gain is calculated as follow,

$$\begin{aligned}
 \text{IdealPixelPeriod} &= \text{CoarseResolution} \times \text{CoarseCode} + \text{FineResolution} \times \text{FineCode} + \text{Epixel} \\
 \text{Epixel} \times \text{Multiplication} &= \text{Ehsync} = \text{TdcResolution} \times \text{TdcCode} + \text{Etdc} \\
 \text{TuneCode} &= \frac{\text{Ehsync}}{\text{Multiplication}} \times \frac{1}{\text{FineResolution}} \approx \frac{\text{TdcCode} \times \text{TdcResolution}}{\text{Multiplication}} \times \frac{1}{\text{FineResolution}} \\
 &= \frac{\text{TdcResolution}}{\text{FineResolution} \times \text{Multiplication}} \times \text{TdcCode} \\
 \text{IdealTdcGain} &= \frac{\text{TdcResolution}}{\text{FineResolution} \times \text{Multiplication}}
 \end{aligned}$$

From the equation above, Epixel is the difference between ideal pixel clock period and DCO clock period and then Ehsync is amplified from Epixel by multiplication factor. Etdc is the difference between actual phase error and TDC detected phase drift.

If the Ehsync (actual phase error) can be uniformly scattered over the flowing pixel clock period, the Ehsync can be almost eliminated (except for Etdc) before next HSYNC rising-edge.

However, the TDC delay-cell is different from DCO delay-cell so the DCO-code cannot be adjusted by TDC-code directly. The best DCO tuning-code has to be converted from TDC code. The relation between best tuning code and TDC code is calculated in the equation, and the Etdc is ignored.

The ideal TDC gain is decided by TDC-resolution, DCO-resolution and Multiplication-factor. The multiplication-factor is a constant (decided by view-mode) but the resolution of DCO and TDC are changed in PVT variation. In the following simulation, the assumptions are 4ps DCO resolution, 100ps TDC resolution, 6bits fractional code, and the ideal TDC gain being around 1~2 as listed in Table 3.4.

Table 3.4 Ideal TDC Gain for Different Operation Mode

TDC resolution 100ps, fine tune resolution 4ps/64					
Mode	VGA(800)	SVGA	XGA	SXGA	UXGA(2160)
Ideal gain	2	1.56	1.19	0.95	0.76

In order to verify the influence of TDC-gain, a PLL model is established in MATLAB, and simulations with different jitter models and different TDC-gain are made. In the following simulations, ratio factor is defined by the variation rate of HSYNC jitter. HSYNC jitter varies fast with small ratio factor, and vice versa. The equation of ratio factor is given by

$$\text{ratio} = \frac{f_s}{f_m}$$

$$\text{HSYNC Jitter} = Pk - Pk \text{ Input Jitter} \times \sin(2\pi \times f_m \times \# \text{ of period})$$

In the equation,  $f_s$  is defined as sampling frequency used in MATLAB simulation.




Fig. 3.26 Example of HSYNC jitter models

In Fig. 3.26, the x axis is the numbers of HSYNC period and the y axis is the period of HSYNC. The HSYNC period varies fast in ratio 1.7 and varies slow in ratio 8.7. The peak-to-peak jitters of two conditions are the same, but the cycle-to-cycle jitter of ratio 1.7 is much bigger than that of ratio 8.7.




Fig. 3.27 Simulation without TDC

Fig. 3.27 shows the simulation of ADPLL loop jitter performance without TDC-loop. The peak-to-peak value of HSYNC jitter is set to  $\pm 1.2$  ns in all simulations, and the ratio is set to 19.7, 10.7 and 8.7 respectively in (a), (b) and (c). In the Fig., the circle marked line is HSYNC jitter, the upward-pointing triangle marked line is

HSOUT jitter, the asterisk marked line is phase error between HSYNC and HSOUT, and the point marked line is the output jitter of digital loop filter.

The simulation results show that when the HSYNC jitter varies more slowly, the accumulated phase error is larger. The phase error is up to  $\pm 7.076\text{ns}$  when ratio is equal to 19.7, and phase error is  $\pm 2.674$  when ratio is 8.7.




Fig. 3.28 Simulation with different TDC gain and different HSYNC jitter ratio

Fig. 3.28 shows the discussions of phase drift with different TDC gain and different HSYNC jitter ratio. The ADPLL phase error performance is simulated in different TDC gain, which are (a) 0.5 times, (b) 1 times, and (c) 2 times of ideal TDC gain respectively. The Fig.s in the left are simulated with 2.7 ratio factor (fast rate of jitter variation), and the ratio factor in the right half of the Figures are set to 19.7 (slow rate).

From the simulation result, when the HSYNC jitter varies slowly, the performance of ADPLL with larger TDC gain is better than which with the smaller ones. However, when the HSYNC jitter varies fast, the ADPLL with the smaller TDC gain is better. Hence, when the HSYNC with same direction occurs successively, the accumulation of phase drift can be restrained by TDC loop. But when the HSYNC jitter varies between plus and minus rapidly, there is no contribution for the phase error of the TDC loop. Fortunately, there is not much accumulation of phase error in this case.




Fig. 3.29 Phase error vs. HSYNC jitter ratio with different TDC gain

The Fig. 3.29 shows the peak-to-peak phase error versus ratio with different TDC gain. From the results, in the large ratio situation, the accumulation of phase error can be reduced by ADPLL loop with large TDC gain. However, in the small ratio situation, additional phase error is introduced by large TDC gain. Therefore, a suitable TDC gain is important to the performance of input jitter compensation.





Fig. 3.30 Measurement of the practical HSYNC jitter

In order to find a suitable TDC gain, a real HSYNC jitter is measured from PC through D-sub probe and shown in Fig. 30. We use discrete Fourier transform to find the correspond ratio, and simulate in the MATLAB ADPLL model, a better performance is achieved when TDC gain about 0.5~1.



# Chapter 4 Chip Implementation

## 4.1 Chip Layout View




Fig. 4.1 Floor plan and I/O plan

Fig. 4.1 shows the expected floor plan, 32 PADS is used in this chip, and the I/O PADS description is shown below



Table 4.1 I/O PAD description

input	bits	function	
RESET	1	set chip to initial	
HSYNC	1	input clock	
EN_CKOUT	1	enable pixel clock to output	
EN_TDC_LOOP	1	enable TDC loop to work	
SD_MODE	2	set the bits number of SDM fractional code	
		value	multiplication factor
		0	8 bits fractional code
		1	6 bits fractional code
		2	4 bits fractional code
3	0 bits fractional code (SDM off)		
DIVM_MODE	4	set the multiplication factor of ADPLL	
		value	multiplication factor
		1	VGA 800
		2	SVGA 1056
		3	XGA 1344
		4	SXGA 1688
		5	UXGA 2160
		6	32
		7	64
		8	128
		9	256
		10	512
		11	1024
		12	2048
13	4096		
14	5600		
output	bits	function	
HSYNCD	1	reference clock	
FB_CLK	1	feedback clock	
CKOUT	1	pixel clock	
LOCK	1	phase lock signal	
FSM	2	controller state	





Fig. 4.2 Layout of proposed ADPLL

Fig. 4.2 shows the final layout view of the proposed ADPLL. The area of the core is  $900 \times 1000 \mu\text{m}^2$ . The pfdtdc block contains the Phase/Frequency detector and time-to-digital converter (TDC). The phaseclk domain block contains the PLL control-logic and TDC loop which operates at slow rate clock phase clock. The dco domain block contains the sigma-delta modulator (SDM) and the frequency divider which operates at high speed clock pixel clock. Finally, the DCO block is placed beside the dcoclk dcomain.


## 4.2 Overall Simulation

### 4.2.1 Simulations in Verilog

For verilog simulation consideration, we assume that the TDC resolution is 100ps, DCO resolution is 18ps, and the jitter model of HSYNC is normal distribution.




(a) Phase error (ns) between HSYNC and HSOUT




(a) Phase error (% of ideal pixel clock period) between HSYNC and HSOUT

Fig. 4.3 Verilog simulation with 6 bits and 8 bits fractional code

The phase drift performance of proposed ADPLL is simulated in 6bits and 8bits fractional code with different view mode (VGA to UXGA). The assumption of the simulation in Fig. 4.3 is no HSYNC jitter. From the Fig. 4.3, the phase drift is 3.7ns (60%) in UXGA mode in 6bits fractional code, and it is reduced to less than 1ns (15%) in 8bits fractional code.



(a) Phase error (ns) between HSYNC and HSOUT




(b) Phase error (% of ideal pixel clock period) between HSYNC and HSOUT

Fig. 4.4 Verilog simulation with on/off TDC loop


When the jitter of HSYNC is set to 1.2ns normal distribution, the phase drift performance of the ADPLL with 8bits fractional code is simulated with on/off TDC loop in different view mode (VGA to UXGA), as shown in Fig. 4.4. The upward-pointing triangle shows the curve with TDC off and the downward-pointing triangle shows the curve with TDC on. From the Fig., the phase drift is 3.4ns (55%) when TDC is off in UXGA mode, and it is reduced to 1.369ns (22%) by the compensation of instant HSYNC jitter when TDC is on.

## 4.2.2 Simulations in AMS

Because of the low rate HSYNC, for example, 75kHz in UXGA, and high switching speed of output clock, the simulation time is considerable. A mixed mode simulator AMS is used here to improve the simulation time.




(a) Phase error (ns) between HSYNC and HSOUT



(b) Phase error (% of ideal pixel clock period) between HSYNC and HSOUT

Fig. 4.5 AMS simulation with 8bits fractional code and TDC loop

Fig. 4.5 shows the simulation by AMS simulator, the PFD and TDC are sourced to spice file, and the other are set to verilog. The assumption of DCO resolution is 18ps, and the TDC loop is on, SDM with 8bits fractional code, and 1.2ns HSYNC normal distribution jitter. The total performance is controlled in 1.275ns (20.695%) in UXGA mode.



### 4.2.3 Post-layout Simulation




Fig. 4.6 Waveform of post-layout simulation

A simulation of the design circuit after LPE in test mode (6MHz input, 192MHz output, 32 multiplication factor) is simulated by ULTRASIM MS mode. The result is better than the result in same condition simulated by VERILOG model.



# ***Chapter 5 Conclusion and Future Work***

In this thesis, a fast phase-tracking cell-based ADPLL with large frequency multiplication factor for video application is proposed. It has good portability for different process, and is easily integrated in SOC because no external RC components are required.

A modified 2-stage MUX-type DCO with 13-bit control code is realized to cover the wide operating range from 25MHz to 230MHz, and eliminate the occurrence of glitch. The controller and digital loop filter speed up the frequency tracking, and avoid the instability by input jitter injection. The design problem of uniform DCO resolution is also solved by the controller.

A first order SDM is applied to enhance DCO equivalent resolution from 18ps to 70.3fs, so the difficulty for achieving large multiplication factor is overcome. The phase error is controlled under 1ns at 2160 multiplication factor.

In order to compensate the instant HSYNC jitter, a TDC loop is proposed to affect the DCO control through SDM dithering technique. The phase error is controlled under 1.3ns when assuming HSYNC jitter to be 1.2ns and normally distributed at 2160 multiplication factor.



Finally, the chip is implemented in TSMC 0.18 $\mu$ m 1P5M standard CMOS process. The power consumption of post-layout simulation is 6.7mW at 6MHz input and 192MHz output frequency, and the core size is 1000x1000 $\mu$ m<sup>2</sup>.

A measure result will be demonstrated after the accomplishment of chip manufacture. One of the most important topics for further improvement of the ADPLL performance is to automate the adjustment of TDC-loop gain according to the input jitter form to immunize the system from PVT variation. Another topic of further work is to modify the TDC and DCO structure to keep the resolution and reduce the chip area. Simplification of the controller is also an important topic in the further design.



# Reference

- [1] H. Marie and P. Belin, "R, G, B acquisition interface with linelocked clock generator for flat panel display," *IEEE J. Solid-State Circuits*, vol. 33, no. 7, pp.1009-1023, July 1998.
- [2] W. E. Rodda, E. R. Campbell, D. J. Sauer, and W. T. Mayweather, "Full CMOS video line-locked phase-locked loop system", *IEEE Trans. Consumer Electronics*, vol. 39, No. 3, pp.496-503, Dec. 1993.
- [3] "Video Capture PLL," *Analog Bits Inc., Datasheet Datasheet*.
- [4] "Low Refresh Rate PLL IP core targeted at Video and Flat Panel Display," *CEVA Inc., Datasheet*.
- [5] J. B. Begueret, Y. Deval, O. Mazouffre, A. Sparato, P. Fouillat, E. Benoit, and J. Mendoza, "Clock generator using factorial DLL for video applications", *Proc. of IEEE Custom Integrated Circuits Conf. (CICC)*, pp. 485-488, May 2001.
- [6] J. Lin, B. Haroun, and T. Foo, "A PVT tolerant 0.18 MHz to 600 MHz self-calibrated digital PLL in 90-nm CMOS process," *Tech. Dig. of IEEE International Solid-State Circuit (ISSCC)*, , Feb. 2004, vol. 541, pp. 488-489.
- [7] "Monitor Timing Specifications," *VESA and Industry Standards and Guidelines for Computer Display Monitor Timing VESA and Industry Standards and Guidelines for Computer Display Monitor Timing Version 1.0*, Revision 0.8, Sep. 1998.

- [8] J. Maneatis, et al., "Self-biased, high bandwidth, low jitter 1 to 4096 multiplier clock generation PLL," *IEEE J. Solid-State Circuits*, vol. 38, no. 11, pp. 1795-1803, Nov. 2003.
- [9] C.-C. Chung and C.-Y. Lee, "An all-digital phase-locked loop for high-speed clock generation," *IEEE J. Solid-State Circuits*, vol. 38, pp. 347-351, Feb. 2003.
- [10] P.-L. Chen, et al., "A clock generator with cascaded dynamic frequency counting loops for wide multiplication range applications," *IEEE J. Solid-State Circuits*, vol. 41, no. 6, pp. 1275-1285, Jun. 2006.
- [11] R. B. Staszewski, d.Leipold, C.-M.Hung and P.T. Balsara, "A first digitally-controlled oscillator in a deep-submicron CMOS process for multi-GHz wireless applications," *IEEE radio frequency integrated circuits symposium Dig. of IEEE Radio Frequency Integrated Circuits*, pp. 81-84, 2003.
- [12] B. Miller and B. Conley, "A multiple modulator fractional divider," *IEEE Trans. Instrum. Meas. IEEE Trans. Instrum. Meas.*, vol. 40, pp. 578-583, June 1991.
- [13] W.-H. Ho and Z.-S.Hung, "Design of fractional-N frequency synthesizer using single-loop delta-sigma modulator" National Sun Yat-Sen University Master's degree paper *National Sun Yat-Sen University Master's Degree Thesis*.
- [14] C.-T. Wu, W. Wang, I.-C. Wey, and A.-Y. Wu, "A scalable DCO design for portable ADPLL designs," *Proc.of IEEE International Symposium on Circuits and Systems (ISCAS)*, Vol.6, pp.5449 -5452, May 2005.
- [15] R. B. Staszewski and P. T. Balsara, "All-Digital Frequency Synthesizer in Deep-Submicron CMOS," Wiley-Interscience 2006