國立交通大學

材料科學與工程學系

碩士論文

利用低成本高分子基板結合覆晶封裝技術之高頻及機械 特性之探討

1896

RF and Mechanical Evaluation of Low-Cost Polymer Substrate for High Frequency Flip-Chip Packaging

研究生:胡志偉

指導教授:張翼 博士

中華民國九十七年八月

RF and Mechanical Evaluation of Low-Cost Polymer Substrate for High Frequency Flip-Chip Packaging

研 究 生:胡志偉 Student: Oh Chee Way

指導教授:張翼博士 Advisor: Dr. Edward Yi Chang

國立交通大學

材料科學與工程學系

碩士論文

A Thesis

Submitted to Department of Materials Science and Engineering

College of Materials Science and Engineering

National Chiao Tung University

In Partial Fulfillment of the Requirements

For the Degree of

Master

In

Materials Science and Engineering

August 2008

Hsinchu, Taiwan, Republic of China

中華民國九十七年八月

題目:利用低成本高分子基板結合覆晶封裝技術之高頻 及機械特性之探討

研究生:胡志偉 指導教授:張翼 博士

國立交通大學材料科學與工程學系

摘要

本實驗主要探討低成本高分子基板 R03210 應用於覆晶封裝結構之高頻特性的研究。設計在 GaAs 晶片上的 CPW 傳輸線成功地以熱壓法與 R03210 基板做覆晶結合。通過適當的設計,高頻特性可被成功地提升。從 DC 到 67 GHz 的 S 參數量測中,反射損失(reflection loss, S11) 及 介入損失(insertion loss, S21) 皆有很好的表現(-20 dB 及 -0.8 dB)。此結果與我們的模擬結果相互符合。此外,封裝在 R03210 高分子基板上的主動式元件(m-HEMT) 較封裝前的 gain 僅少了 2 dB,呈現優秀的特性 。在這些結構中,被填入的underfill 及 glob top 也同時被探討。在可靠度測試中:TCT(-55°C to 125°C, 600 cycles)及高溫高濕測試(8 5% RH/85°C, 500 hours),填入了 glob top 材料後的覆晶結構在經過 200 個溫度循環測試後,由於高熱膨脹係數的glob top 與高分子基板之間的熱應力而徹底壞掉,可觀察到破壞發生於金凸塊與高分子基板的界面。但是,填入 underfill 的覆晶結構,可成功渡過高溫循環測試,並有效地減低應力和提升可靠度。

RF and Mechanical Evaluation of Low-Cost Polymer Substrate for High Frequency Flip-Chip Packaging

Student: Oh Chee Way Advisor: Dr. EdwardYi, Chang

Institute of Materials Science and Engineering
National Chiao-Tung University

Abstract

This work studies the selection and evaluation of new board materials RO3210 that enables flip chip packaging in microwave applications. A coplanar transmission line structure on GaAs chip were mounted on a RO3210 substrate using flip chip Au-to-Au thermal compression method. By using suitable layout optimization and compensation design, the S parameters performance of this structure was greatly improved. From DC to 67 GHz measurements, the resultant reflection loss S_{11} and insertion loss S_{21} exhibited excellent performance of -20 dB and -0.8 dB respectively. These results agreed well with the EM simulation data. Meanwhile, the flip chip bonding of in-house fabricated m-HEMT active devices on RO3210 also displayed excellent gain performance by small deviation -2 dB. Besides, the influence of encapsulant (underfill/ glob top) was also investigated. When epoxy resin encapsulant was injected into flip chip structure, the frequency band of the devices shifted to low side. To extend the use of this encapsulation method to high reliability and harsh environmental conditions, thermal cycling (-55 °C to 125 °C, 600 cycles) and

humidity test (85 % RH/ 85 °C, 500 hours) were carried out. The effect of board properties such as coefficient of thermal expansion (CTE) upon the reliability performance was investigated. Glob top encapsulation which found widespread acceptance in electronics assembly for low frequency packaging consumer products (wire bonding type packaging) showed poor performance as a result of large CTE difference between the board and encapsulant (completely failed at 200 cycles). Meanwhile, packages with underfill exhibited excellent bump interconnection reliability. It is well-understood that underfill materials can redistribute the stresses and hence enhance the reliability. Overall, both electrical and reliability tests demonstrated the feasibility of using RO3210 as microwave packaging substrate up to U-band applications.

誌謝

回顧這兩年的碩士研究生涯,秉持着人生師匠的一句話: "青年,要踏上世界的舞臺,"讓我更加有勇氣地堅信自己的信念,追逐來臺灣留學的夢想。

來臺灣這一趟,非常感謝指導教授,張翼老師給與的機會。在實驗室的 大環境下去學習是一件很開心的事情。過程中,我經歷了如何調試自己的學習心 態及怎樣適應環境的挑戰。

家人的支持及同學的鼓勵是協助我成長的原動力。在Flip chip 組裏,感謝共戰的夥伴:立翰學長、偉誠學長及吟竹學姐。從他們身上我學習到了他們對研究的專業、認真、堅持及熱情。套上牛頓的一句話: "如果我看得比別人遠.那是因為我站在巨人的肩膀上。" Flip chip 團隊裏,還有景德同學及思屏學妹。大家都發揮了自己的專長、特色及角色。

1996

完成這份碩士論文,身邊出現很多諸天善神的守護:蔡先生熱情完成可 靠度測試、衍昇學長義無反顧協助濺鍍、廠商無條件提供免費的材料等等。我相 信一切事情的發生並非偶然。這過程當中,很懷念能與大家一起做研究的點點滴 滴:創价學會的夥伴,一起繼續努力;延儀,你是我的偶像;外籍學生組織,謝 謝您全力的協助我生活上的點滴;小噴學長,感謝你的幽默笑話;Dang,很懷念 你的廚藝;同屆同學-小琪、大琦、小丸子、小禮、Vick、小鴨、敬哥、蕭蕭, 祝福你們前途無限光明。。。。

今後,期許自己無論身在何處,都會發揮最高生命的價值,渡過一個無 怨無悔的人生。最後,感謝大家給與的關懷、鼓勵、提醒、協助、回憶。。。。

Contents

中文摘要	i
Abstract	ii
誌謝	iv
Contents	V
List of Tables	vii
List of Figures	viii
1. Introduction/ Background	1
1.1 Introduction	1
1.2 Aims of this work	1
1.3 Organization of this thesis	2
2. Theories and Paper Review	3
2.1 Microwave frequency	3
2.2 Microwave packaging	3
2.3 Chip level interconnect: flip chip	5
2.4 Motivation to lower cost substrate: organic substrate	6
2.5 Chip on board (COB)	8
2.6 COB encapsulant	9
2.7 Influence of flip chip structure in RF performance	10
2.8 Influence of material choice in RF performance	12
2.9 Total losses in microwave frequency	13
3. Experiment and Process Flow	22
3.1 Test die/ chip preparation	22
3.2 Evaluation of RO3210 substrate	23
3.3 Photolithography process: Au CPW and bump formation	23
3.4 Bare chip mounting	25
3.5 Encapsulation: Underfill injection/ Glop top application	25
3.6Electrical properties evaluation: DC/S parameter measurements	26
3.7 Environmental stressing: Thermal Cycling Test (TCT)/	27
Humidity test	

4. Results (I): Packaged passive structure	39
4.1 Comparison of RF measurement data on RO3210/ Al ₂ O ₃	39
4.2 Improved package design: RF performance of flip chip package	41
with compensation design	
4.2.1 Non encapsulated passive structure	41
4.2.2.1 Pad overlap, l_{ob}	41
4.2.2.2 Ground pad shrinkage, S_L	42
4.2.2.3 Compensation at signal width, S_W	43
4.2.2 Encapsulated passive structure	44
5. Results (II): Packaged active structure	62
5.1 S-Parameter Measurement of m-HEMT on RO3210 and Al ₂ O ₃	62
5.2 S-Parameter Measurement of m-HEMT on RO3210 with underfill	62
5.3 S-Parameter Measurement of m-HEMT on RO3210 with glob	63
top	03
6. Results (III): Reliability test	68
6.1 Thermal cycling test (TCT)	68
6.2 Humidity test	70
7. Conclusions	74
References	77

List of Tables

2.1	Microwave frequency band	17
2.2	Material properties of conventional microwave packaging	17
2.3	Comparisons of material properties of ceramic and polymer resin	17
3.1	Composition and thickness of each layer in m-Hemt structure	29
3.2	Material properties of underfill and glob top	29
4.1	The parameters of CPW thru line on RO3210 and Al_2O_3 substrate	47
4.2	S parameters performances at discrete microwave frequency applications (10 GHz, 20 GHz, 30 GHz and 40 GHz) on RO3210 and Al ₂ O ₃ substrate	47
4.3	Paper review on total loss caused by 2 levels of package transitions (Al ₂ O ₃ based structure)	47
4.4	Overall performance of three optimized designs $l_{ob} = 50$ µm, $S_L = 130$ µm and $S_W = 30$ µm	48
4.5	Comparison of measured S_{11} and S_{21} of a mounted flip chip before and after the addition of underfill on a compensation at signal width structure, $S_W = 30 \mu m$	48
4.6	Chip gap modifications by pre-modified to 50 ohm	48
4.7	Parameters modification in the structure	49
6.1	(a) Evolution of bump contact resistance of the assemblies without encapsulation on RO3210	71
6.1	(b) Evolution of bump contact resistance of the assemblies with UF on RO3210	71
6.1	(c) Evolution of bump contact resistance of the assemblies with GT on RO3210	71
6.2	Evolution of bump contact resistance of the assemblies (without encapsulation/ with underfill/ with glob top on RO3210 in humidity test	71

List of Figures

2.1	Hierarchy of electronic device packaging	18					
2.2	(a) Wire bonding technique (b) flip chip bonding						
2.3	Chip on board (COB)- wire bond type						
2.4	(a) Under-fill between chip and substrate (b) Cross	18					
	section view						
2.5	(a) Glob top on a bare chip (b) Cross section view	18					
2.6	The FC interconnect and relevant parameters: bump	20					
	height and pad overlap						
2.7	Material Parameters: D_k , tan δ , Dielectric thickness,	20					
	CPW line width						
2.8	(a) Effective impedance of FC system and parameter	21					
	modification (b) Pad overlap, l_{ob} (c) Signal Width						
	Compensation, Cw and (d) Ground Pad Shrinkage, S_L						
2.9	Chip loss, underfill loss and substrate loss in dielectric	21					
	loss						
3.1	The layout (Drain, Gate and Source) of the m-HEMT	30					
3.2	The layout of CPW thru-line on GaAs chip	30					
3.3	(a) AFM image on RO3210 ($Rms = 42.813 \text{ nm at } 5 \mu\text{m } x$						
	5 µm) (b) AFM image on Al_2O_3 as comparison ($Rms =$						
	8.965 nm at 5 μm x 5 μm)						
3.4	Process flow of Au CPW/ bump formation on RO3210	32					
3.5	(a) SEM micrograph of bump formation on RO3210	33					
	(b) bump height						
3.6	Photo of RD automation M9 Bonding Machine	34					
3.7	SEM micrograph of GaAs flip chip on RO3210 substrate	34					
3.8	(a) SEM micrograph of underfill dispensing on flip chip	35					
	(b) SEM micrograph of glob top dispensing on flip chip						
3.9	S-parameter measurement Agilent PNA network	36					
	analyzer up to 67 GHz						
3.10	Resistance measurements on tested assemblies	36					
3.11	The Condition of TCT	36					
3.12	In house process flow of fabrication FC interconnects on	37					
	RO3210 substrate						
3.13	Reliability test plan diagram	38					

4.1	Top view of S measurement on 50 ohm CPW thru line 50 on RO3210 and Al ₂ O ₃ substrate					
4.2	Measured return loss S_{11} and insertion loss S_{21} results of the CPW thru-line on RO3210 and Al_2O_3 substrate	50				
4.3	Layout of flip chip configuration (without compensation) on packaged substrate: RO3210 and Al ₂ O ₃	51				
4.4	Measured return loss S_{11} and insertion loss S_{21} results of the flip GaAs chipped (without compensation) on RO3210 and Al_2O_3 substrate	51				
4.5	(a) SEM micrograph of CPW line on Al_2O_3 (b) CPW line on RO3210	52				
4.6	Schematic diagram of various pad overlap, l_{ob}	52				
4.7	Simulated results on pad overlap at 50 μm, 70 μm and 90 μm	53				
4.8	Bump interconnect Equivalent circuit	53				
4.9	Measured return loss, S ₁₁ of FC bonded chip on pad	54				
	overlap design substrate					
4.10	Measured insertion loss, S_{21} of FC bonded chip on pad overlap design substrate	54				
4.11	Schematic diagram of various ground pad shrinkage, S_L	55				
4.12	Simulated results on various ground pad shrinkage, S_L = 105 μ m and 130 μ m	55				
4.13	Measured return loss, S_{11} of FC bonded chip on ground pad shrinkage design substrate	56				
4.14	Measured insertion loss, S_{21} of FC bonded chip on ground pad shrinkage design substrate	56				
4.15	Schematic diagram of various compensation at signal width design, S_W at 30 μ m, 50 μ m and 70 μ m	57				
4.16	Simulated results on various compensation at signal width design, S_W at 30 μ m, 50 μ m and 70 μ m	57				
4.17	Measured return loss, S_{11} of FC bonded chip on a compensation at signal width design substrate	58				
4.18	Measured insertion loss, S_{21} of FC bonded chip on a compensation at signal width design substrate	58				
4.19	Measured performance of a mounted flip chip before and after the addition of glob top on a ground pad shrinkage structure, $S_L = 105 \mu m$ at substrate	59				

4.20 Measured performance of a mounted flip chip before and						
	after the addition of glob top on a compensation at signal width design, S_W at 20 μ m at substrate					
4.21	· ·	60				
	after the addition of underfill on a compensation at					
	signal width design, S_W at 30 μ m at substrate					
4.22	Application of glob top and underfill in the	60				
	compensation structure					
4.23	Measured results on the compensation structure (chip	61				
	modification and substrate layout optimization,					
	compensation at signal width S_W at 30 µm					
5.1	Top view of the developed packaged device structure	64				
5.2	The final photograph of the flip chip packaged m-HEMT	64				
	device					
5.3	Comparison of gain in bare die and flip chip of	65				
	m-HEMT on Al ₂ O ₃					
5.4	Comparison of gain in bare die and flip chip of	65				
	m-HEMT on RO3210					
5.5	Comparison of gain in bare chip and FC of m-HEMT	66				
• .	(with underfill) on RO3210					
5.6	Transconductance of the device with and without FC	66				
<i>-</i> -	package (underfill)	7				
5.7	Comparison of gain in bare chip and FC of m-HEMT	6/				
5.8	(with glob top) on RO3210 Transconductance of the device with and without FC	67				
5.0	package (glob top)	07				
6.1	Average resistances from bump contacts on RO3210	72				
0.1	with temperature cycling	12				
6.2	Failure mechanism at CPW transmission line:	72				
0.2	delamination and crack	12				
6.3	Average resistances from bump contacts on RO3210	73				
~ 	with humidity test at different hours (168 hours, 336					
	hours and 504 hours)					

Chapter 1 Introduction/ Background

1.1 Introduction

The rapid development of microwave technology had led to the revolution of wireless communication industry. It is becoming clear that the demand in microwave technology is moving to higher frequency, better performance and lower cost requirements. However, standard microwave packaging techniques based on ceramic housing had limited the deployment of very high frequency (> 30 GHz) systems due to its high material cost comparing to organic substrates. Based on Chip-on-Board (COB) technique, new packaging system based on organic substrate had been progressively investigated. The arising issue is mainly concerning on loss tangent of organic substrate which leads to the degradation in microwave performance and the thermal expansion coefficient (CTE) different between the chip and the organic substrate which leads to the mechanical failure. A well and basic studied needed to be carried out to investigate the potential and doubts of the implementation of organic materials.

1.2 Aims of This Work

This work will focus on proposing a commercial polymer resin, RO3210 as a new

substrate for microwave packaging. A background study will be carrying out on RO3210 substrate to verify its potential usage, including:

- (i) Consideration of dielectric constant and loss tangent of RO3210
- (ii) Significant of encapsulant properties (Dielectric constant and loss tangent)
- (iii) Simulation and improvement of flip chip structure on RO3210
- (iv) Reliable packaging of the active device and passive devices on RO3210

 Finally, this research will provide a reference or guideline of the robustness of COB technology in compatible with organic substrate for microwave packaging applications.

1.3 Organization of this Thesis

This thesis is composed of seven chapters. Chapter 1 describes the background and aims of this study. In Chapter 2, an introduction to microwave frequency, microwave packaging, chip level interconnect: flip chip, motivation to lower cost substrate: organic substrate, COB, COB encapsulant, influence of flip chip structure in microwave performance, influence of material choices in microwave performance and total losses in microwave system. In Chapter 3, the experimental set up and process flow are presented. Chapter 4 and Chapter 5 present the experimental results and relevant discussion on packaged passive structure and packaged active device respectively. Meanwhile, reliability test data is presented in Chapter 6. The last chapter summarizes the research results and brings forward some issues for future studies.

Chapter 2 Theories and Paper Review

2.1 Microwave Frequency

Less than a decade ago, the majority of activities at microwave frequencies was military related. However, the microwave industry has changed enormously following the boom in wireless communications. The frequencies of typical microwave applications include broadband radio links and distribution networks have moved up to 40 GHz and the automotive radar systems application is at 77 GHz.

According to Wikipedia, microwaves are electromagnetic waves with wavelengths ranging from 1 mm to 1 m, or frequencies between 300 MHz and 300 GHz. This microwave range includes ultra-high frequency (UHF) (0.3–3 GHz), super high frequency (SHF) (3–30 GHz), and extremely high frequency (EHF) (30–300 GHz) signals. Table 2.1 shows some microwave frequency bands, as defined by the Radio Society of Great Britain (RSGB).

2.2 Microwave Packaging

Due to the rapid growth in the use of Internet and mobile communications, the semiconductor and packaging technologies have gained significant attentions. As a

whole, electronic packaging plays an important role in providing the interface between the IC and the rest of the system. In other words, packaging is the important signal passage and power dissipation interconnect for the IC systems. The packaging technology employed therefore, must withstand the thermal stresses resulting from the power ratings of the IC and the thermal expansion coefficient mismatch between the chip and the substrate. In addition, it must protect the IC from the environment which includes: shock, vibration, compression, moisture, temperature and provide an adequate space for the heat dissipation generated by the power IC systems.

Electronic packaging commonly includes several levels of interconnects. First level is the interconnection directly linked with the semiconductor chip. In many cases, the chip is mounted on an intermediate carrier substrate (ceramic substrate, lead frame etc), which is known as module. These modules are then assembled on board, where several modules are grouped to form a subsystem. The connection between modules and boards is named as the second interconnect level. Finally, these several subsystems will attach to a motherboard carrier to form the third level interconnect level (Figure 2.1).

According to International Microelectronic and Packaging Society (2005), packaging currently contributes to 35% to the total specific modules cost (other costs include: MMICs devices-45% & test/ tuning-20%), industries are interested in identifying possible cost reductions in electronic packaging while maintaining or improving functionality and reliability of the packaging system and ensuring volume production demands can be met in the manufacturing/market side.

2.3 Chip Level Interconnect: Flip Chip

At the chip level interconnect: tape automated bonding (TAB), wire bonding (WB) technique and flip chip (FC) bonding are among the favorites (Figures 2.2a & 2.2b). The FC technique is a MMIC chip mounted upside down on a carrier substrate (intermediate carrier/ multichip board) by using metallic bumps (solder or Au) as interconnects. This technique is well proven for lower frequencies. In fact, IBM introduced it in 1964 with its 360-mainframe generation known as C4, which stands for Controlled Collapse Chip Connection.

In the microwave field, however, FC is still rarely used. This is because the conventional technique cannot be transferred to microwave frequencies simply. Bump diameter and pitch have to be shrunk, and the bump metal-composition has to be modified in order to become compatible with millimeter wave and broadband chips [1].

On the other hand, although WB is a mature technology, it still offers some drawbacks such as: high parasitic effects, design limitation, low I/O density and large packaging size. FC bonding consequently is an option as it compensates these disadvantages [1]-[3] by offering:

- (i) Low performance losses in the RF device caused by the minimum interconnect length and inductance between bare-chip and the substrate can be achieved.
- (ii) The mounting area of the package outline can be minimized and a smaller overall footprint can be realized.

- (iii) High manufacturing through put can be expected thanks to the elimination of tuning and automation of the assembly process.
- (iv) Its relevant parameters can be well controlled (bump dimensions)

2.4 Motivation to Lower Cost Substrate: Organic Substrate

Traditionally, conventional microwave packaging offers robustness FC based structure at chip level (CTE match for GaAs & Al₂O₃) and board level (matured PCB board Ball Grid Array, BGA technology) [4]. Material properties are listed in the Table 2. 2.

Ceramic based packages were introduced in [5] and [6] with high RF performances but required relatively high manufacturing costs. As the microwave applications are gradually transferring to consumer market, the packaging must meet the demands for high reliability, miniaturization, lower cost, low electrical loss and light weight [5].

Since 1930's, organic based substrate has become the back bone for component interconnections in products in 2nd level packaging. PCB is generally comprised of several layers of laminates. Laminate manufacturing is a process consisting of encapsulating a ply/ several ply of glass fabric within a polymeric resin [7]. Some of the most resins used in laminates today are Flame Retartdant-4 (FR-4) epoxy-hydrocarbon based, Liquid Crystal Polymer (LCP) based and Rogers (RO) series poly (tetra-fluoro-ethene) PTFE-based [Table 2.3].

FR-4 epoxy is the most common commercial resin and its continuous high volume use over the past few decades has made its process compatible to PCB manufactures. FR-4 glass transition temperature (T_g) is 125-135 °C, dielectric constant (D_k) of 4.2-4.3 and loss tangent ($\tan \delta$) of 0.0015 [7][24].

LCP is another common resin in use today. LCP is the material which combines the properties of polymers with those of liquid crystals. LCPs are useful for electrical and mechanical parts, food containers, and any other applications requiring chemical inertness and high strength. This material displays T_g of 145 °C, D_k of 3.01 and $\tan \delta$ of 0.0020-0.0040.

Meanwhile, **RO** series PTFE based materials were used for package construction in [8]-[9] recently. Differ from FR-4 and LCP, RO series substrate is a thermoplastic type polymer with high melting temperature (≈ 327 °C). This characteristic is preferable especially in high temperature fabrication of bump bonding in flip chip process (300 °C). The substrate in use in this research is RO3210 PTFE substrate. It offers high D_k of 10.2 and tan δ of 0.0027. In the design rule of Coplanar Waveguide (CPW) transmission line, a higher D_k property of substrate eases the CPW line parameter fabrication (Wider CPW gap width can be applied and controlled).

Although these organic substrates can reduce the material cost but it has large fluctuation in CTE, which induces fabrication inaccuracy and mechanical stress issue. This problem gives poor production yields as well as performance deterioration for the package. However, direct application of packaging to an organic substrate is still non-comprehensive. T_g has become another issue. The dramatically change in T_g will cause the resin changes from its glassy state to weak molecular-bonds state. This

will result in a change in the physical properties such as dimensional stability and flexural toughness.

2.5 Chip on Board (COB)

Mounting flip chip onto a low cost substrate not only enhance the electrical performances of the package but also reduce the production cost. This intention leads to the packaging technique called Chip on Board (COB). Historically, COB is referred to the process of wire-bonding a silicon die directly on a substrate material (no extra package used), after which the entire assembly is covered with an glob top resin material and cured to form a protective seal [Figure 2.3]. COB, in this particular case, is significant because it does not require to put the die into a package and the subsequent assembly of the package onto the PCB. As a result, it presents itself as a 'package-less' IC packaging option.

The advantages of COB can be summarized as:

- (i) A reduction in manufacturing process, die assembled directly to second level interconnect, the PCB (save up material and fabrication cost)
- (ii) COB can be incorporated into Surface Mount Technology (SMT) lines.
- (iii) Assembly miniaturization with reduction in size and weight
- (iv) Improvement of electrical performance- package parasitic eliminated with only one transition interconnect

Some efforts have been made to assemble active device and passive devices

onto PCB board by using Flip Chip on Board (FCOB) technique [8]-[12], but so far these attempts are not very successful. At present, introducing FCOB technology for microwave application is a technological challenge because it needs to overcome the CTE mismatch of chip (GaAs = 5.7 ppm/ K) and substrate (RO3210 = 13 ppm/ K) as compared to conventional packaging using alumina as substrates (Al₂O₃ = 6.3 ppm/ K).

2.6 COB Encapsulant

Encapsulation is necessary with COB assemblies to provide both mechanical and environmental protection. The encapsulation, commonly divides into two categories called 'Under-fill' & 'Glob top'.

11330 V.C.

Underfill is dispensed within the chip and substrate [Figure 2.4], which it redistributes the stress resulted from the difference of CTEs of the chip and substrate, and further increases the joint fatigue life. Second, it protects the interconnection from environmental damages such as vibration, moisture or shock. Third, underfill provides heat conducting paths between chip and substrate and helps with the heat dissipation.

Unfortunately, the use of underfill results in degraded performance due to dielectric losses, dispersion in wider bandwidth systems and de-tuning of circuits typically design of air [13]. Another important issue is the Dk of the underfill material, which should be as low as possible to avoid deterioration of RF performance at millimeter wave frequencies [14].

Meanwhile, glop top is a technique derived from low frequency applications, which consists of dispensing an organic material as an encapsulant on a bare die [Figure 2.5]. The major function of the glob-top is to prevent delicate chip and the fine interconnection wire from chemical, electrical and mechanical damages. The chip surface and wire must not be directly subjected to corrosives such as moisture, dust and ionic contamination. As glob-top is the only component that provides this protection for the chip in COB, its reliability is critical. Desirable gob-top characteristics include low viscosity, adequate mechanical strength, good moisture resistance, good adhesion and fast cure without voids.

Among the encapsulant materials, epoxy based resin gives a promising characteristic as it shows excellent chemical resistance, excellent mechanical properties, excellent wetting for application and acceptable moisture barrier.

2.7 Influence of FC Structure in RF performance

Electrical currents that oscillate at RF have special properties not shared by direct current signals. One such property is the ease with which it can ionize air to create a conductive path through air. Another special property is an electromagnetic force that drives the RF current to the surface of conductors, known as the skin effect. Third property is the ability to appear to flow through paths that contain insulating material, like the dielectric insulator of a capacitor. The degree of effect of these properties depends on the frequency of the signals.

At microwave frequency, interconnects on the PCB and on the IC chip must be in the form of transmission lines to reduce signal reflection and maintain signal integrity [10]. Previous investigation [15] showed 50 Ω coplanar environment is necessary for optimized microwave performance.

Since FC interconnect influences RF behavior in a way of detuning effect and reflections/ insertion loss at the interconnect, circuits at FC requires much tighter control of parameters pertaining to signal losses. Ideally, the interconnect should be transparent to the electrical signals. In reality, however, each interconnect causes reflections. According to [1], bump's cross section does not play an important role for the electrical characteristics. Bump's height, *h* also causes negligible deviations in reflection losses. The parameter which determines reflection to first order is the pad size, *Lp*. Pad size refers to the pads on the motherboard and on the chip or the overlap of two metallization when referring to Figure 2.6 cause dielectric loading of the transition, which can be identified as the main source of the reflections.

Referring to [1], the FC interconnect can be described by an effective capacitance. This reactance results from the superposition of a capacitive and an inductive effect. The capacitive part is caused by dielectric loading at the transition due to the presence of both chip and motherboard dielectrics. The inductive contribution stems from the changes in current density distribution and direction when going from the motherboard line via the bump to the chip line.

In common structures, the capacitive effect is larger than the inductive. Hence, low reflections at the interconnect and low insertion loss are necessary for good high frequency characteristics but are not at all sufficient. It is because not only

the bump transition that determines millimeter wave characteristics but also the transmission line environments on chip and motherboard that plays an important role.

2.8 Influence of material choices in RF performance

Besides design approach, materials selection can have a major influence on product cost, performance and time to market, too. There are some of the critical parameters which must be considered when selecting microwave laminate materials, including D_k , tan δ , dielectric thickness & trace width [16][17] [Figure 2.7].

 D_k is a measure of the effect an insulating material has on the capacitance of a conductor embedded in the material or surrounded by it. It is also a measure of the degree to which an electromagnetic wave is slowed down as it travels through the insulating material. The higher the D_k , the slower a signal travels on a trace, the lower the impedance of a given trace geometry and the larger the stray capacitance along a transmission line. Given a choice, lower D_k is nearly always better [17].

tan δ is the second significant parameter needed to be paid attention. $\tan \delta$ is a measure of how much the signal pulse (electromagnetic wave) propagating down the PCB transmission line will be lost in the dielectric region (PCB laminates). In other words, loss tangent is a function of the material's resin type and molecular structure (molecular orientation). Lower $\tan \delta$ equates to more of the output signal getting to its destination.

$$\alpha = 2.3 f \cdot \tan \delta$$
 . Type for quation here. Equation (1)

With, α – Attenuation in dB / Inch.

f – Frequency in GHz.

 $\tan \delta$ – Loss Tangent of Material.

 εeff – Effective Relative E_r of Material.

From the equation (1), the amount of signal losses in a circuit is not only a function of $\tan \delta$ but is also a function of frequency and Dk of the materials.

Dielectric thickness (laminates thickness, H) and **trace width** (CPW line width) also play a key role in the transmission line impedance. A 20% change in dielectric thickness can cause as much as 12% change in impedance (Z_o) [17]. As dielectric thickness increases, Z_o increases. Meanwhile, A 20% change in trace width: signal width (W_S), Ground width (W_G) and Signal-to-Ground gap (W_{SG}) can cause as much as 10% change in impedance. Hence, these traces width need to be well controlled during fabrication.

1336

2.9 Total Losses in Microwave Frequency

After understanding the effects of materials properties and the behavior in FC environment, this section will focus on total losses in the transmission of microwave frequency through CPW line in FC structure. Generally, a total loss in microwave signal follows Equation (2):

Insertion/ Total loss, S_{21} = Reflection/ Return loss, S_{11} + Real loss Equation (2) The two losses of greatest concern are losses caused by signal reflection, due to impedance mismatch and the loss of signal energy into the dielectric of the material. **Reflection loss** is a result from impedance mismatching of the CPW line in FC environment, including: impedance at substrate (Z_s) , impedance at chip (Z_c) and impedance at the bump transition (Z_b) . This loss can be improved by parameter modification at substrate side. Wolfgang et al. reported, by introducing parameter modification such as compensation at signal width (C_w) , pad overlap (l_{ob}) and ground pad shrinkage (S_L) , S_{11} can be significantly been improved [15][Figure 2.8].

On the other hand, when the under-fill is applied between the chip and substrate, the total impedance of the system changes effectively. It is because MMICs are usually designed for air with a permittivity of $\epsilon_r = 1$ as the medium above the circuit. If the permittivity of the surrounding medium is increased due to encapsulation material, reflection effect becomes more pronounced since the dielectric material is in direct contact with the chip surface. One can tackle this problem by including the detuning in chip design a priori or by having a relatively thick dielectric layer (ex epoxy encapsulant) on top of the chip so that the influence of the under-fill is more or less negligible.

Meanwhile, the second pronounced loss which contributes to total loss is called real loss. This loss can be defined in Equation (3).

Real loss = Metal loss + Dielectric loss + Radiation loss Equation (3)

Radiation loss is the attenuation that has very small effect, which usually can be neglected. In this case, metal loss and dielectric loss become dominant in microwave transmission line real loss.

Metal loss is the attenuation due to resistivity loss and skin effect. Voltage drop along the PCB trace, due to resistance in the trace is unavoidable. All metals

carry its own bulk resistivity (Cu = 1.673 $\mu\Omega$ -cm, Au = 2.44 $\mu\Omega$ -cm & Sn = 11.55 $\mu\Omega$ -cm). Higher bulk resistivity results in higher resistivity loss. However, from the DC through frequencies up to a few MHz, the current moves through the entire cross sectional area of the trace. At these frequencies resistance is extremely small, hence resistive losses are extremely small.

As frequencies increases (up to GHz), the energy moving in the trace is forced to the outer perimeter by the large magnetic fields present in higher frequency signals. This is known as skin effect because the majority of the energy is forced to the outer skin of the trace. From the equation $R = \rho$. L/A (R = resistance, $\rho = \text{Bulk}$ resistivity, L = trace length, A = Cross sectional area of the trace), the reduced in cross sectional area of the trace will cause the resistance of conductor to be increased. This case is not favored in microwave frequency.

Dielectric loss is defined as the resonance losses for the ionic and electronic oscillation in the dielectric material. In short, this loss is due to movement or rotation of the atoms or molecules in an alternating electric field. This loss is contributed by chip loss, substrate loss and encapsulant loss [Equation 4] [Figure 2.9].

Dielectric loss = Chip Loss + Substrate Loss + Encapsulant Loss Equation (4)

Chip loss and substrate loss is induced from chip and substrate separately when microwave signal is propagating along the trace line. Choosing a low loss tangent in materials guarantees a low dielectric loss. With the higher loss tangent of the substrate in use in this research (RO3210 = 0.0027), the microwave performance is expected to be more severe compare to conventional microwave substrate (Al₂O₃ = 0.0002). As a result, the dielectric loss will be more pronounced in this organic

substrate.

Besides, the application of encapsulant in this flip chip structure will cause the permittivity of the surrounding medium to be increased. Few researches have been carried out to test the applicable of underfill [2][14] and glob top [21] in microwave packaging, and yet the mechanism, effect and reliability performance of encapsulant in microwave application is not well explained and studied through these papers.



Table 2.1 Microwave frequency band

Microwave Frequency Bands					
Designation	Frequency range	Designation	Frequency range		
L band	1 to 2 GHz	Q band	30 to 50 GHz		
S band	2 to 4 GHz	U band	40 to 60 GHz		
C band	4 to 8 GHz	V band	50 to 70 GHz		
X band	8 to 12 GHz	E band	60 to 90 GHz		
Ku band	12 to 18 GHz	W band	75 to 110 GHz		
K band	18 to 26.5 GHz	F band	90 to 140 GHz		
Ka band	26.5 to 40GHz	D band	110 to 170 GHz		

Resource: http://en.wikipedia.org/wiki/Microwave

Table 2. 2 Material properties of conventional microwave packaging

20/.	Chip:	2 nd level	3 rd level
	GaAs	carrier: Al ₂ O ₃	carrier: FR4
Dielectric constant, D_k	12.9	9.8	4.2
Loss tangent (tan δ)	0.0020	0.0002	0.0015
CTE (ppm/ K)	5.7	6.30	15.00
Thermal Conductivity	0.55	18-35	0.23
Cost USD (2"X2")	88.9	23.0	2.02

Table 2.3 Comparisons of material properties of ceramic and polymer resin

Resin	$T_g/$ °C	CTE	D_k	$ an\delta$	Water	Cost USD
		(ppm/K)	(MHz)	(GHz) a	bsorption (%)	(2"X2")
FR-4	125-135	15	4.2-4.3	0.0015	0.05-0.07	2.02
LCP	145	8.1	3.01	0.0020-0.00	0.02	2.10
RO3210		13	10.2	0.0027	< 0.10	2.56
Al_2O_3		6.3	9.8	0.0002		23
AlN		5.27	6.3	0.0120		42




Figure 2.1 Hierarchy of electronic device packaging

Resource: www.aciusa.org




Figure 2.2 (a) Wire Bonding technique 2.2(b) Flip Chip bonding

(b)

Resource: http://upload.wikipedia.org/wikipedia






Figure 2.3 Chip on Board (COB) – Wire-bond type

Resource: http://encyclopedia2.thefreedictionary.com/chip+on+board






2.4 (b)

Figure 2.4 (a) Under-fill between chip and substrate

2.4 (b) Cross section view

Resource: http://www.namics.co.jp/e/product/01/06.html






Figure 2.5(a) Glob top on a bare chip

2.5(b) Cross section view

Resource: http://www.somar.co.jp/english/products/03_somatect.html




Figure 2.6 The FC interconnect and relevant parameters: Bump Height, h and Pad Overlap, Lp

Resource: IEEE Microwave Magazine




Figure 2.7 Material parameters: D_k , tan δ , Dielectric thickness (H) &CPW line width




Figure 2.8 (a) Effective impedance of FC system and parameter modification (b) Pad Overlap, l_{ob} (c) Signal Width Compensation, Cw and (d) Ground Pad Shrinkage, S_L




Figure 2.9 Chip loss, underfill loss and substrate loss in dielectric loss

Chapter 3

Experiment and Process Flow

3.1 Test Die/ Chip Preparation

Standard in-house fabricated active semiconductor devices, m-HEMT (High Electron Mobility Transistor) with well-known characteristics were chosen as the test dies. Monitoring the parameters of these devices at different stages of the assembly process (bare chips, after flip chip and after encapsulant) would give a clear indication of their electrical integrity. Any change or drift in the S-parameters values could be an indication of improper design of the packaging architecture.

Table 3.1 shows the composition and thickness of each layer in m-HEMT active device. The layout (including Drain, D; Source, S; Gate, G) of the device is shown in Figure 3.1.

Meanwhile, the fabrication of passive transmission line device was a GaAs chip containing CPW Au lines. Circuits for GaAs chip with dimensions $W_S = 75 \mu m$, $W_G = 215 \mu m$ and $W_{SG} = 44 \mu m$ [Figure 3.2] were design using 50 Ω impedance transmission through line. These 50 Ω impedances characteristics of CPWs were simulated using CST Microwave Studio software.

3.2 Evaluation of RO3210 Substrate

The substrate used in this research is RO3210 sheet from Rogers Corporation, Taiwan. The PCB RO3210 board came in copper electrodeposited (ED) cladding on the both sides of the sheet. The sheet thickness is $654 \mu m$. This is the common PCB board that available in the market for DC industry. A mixture solution of water, sulfuric acid and hydrogen peroxide in a ratio 100: 5: 6 were used to etch away the copper cladding.

After the substrate preparation, an Atomic Force Microscopy (AFM) scanning was performed to evaluate the surface roughness of the RO3210. Figure 3.3 (a) shows the localized roughness, Rms of RO3210 (= 42.813 nm). The polished alumina substrate is also used for comparison (Rms = 8.965nm) [Figure 3.3(b)].

H. P. Chang et al. reported that the effects of surface roughness on RF MEMS switch performance [8]. In this study, the localized roughness of RO3210 is expected to be higher due to the limitation of AFM measurement equipment used. This surface roughness will not only degrade the RF performances, but will also affect the photolithography process in the near future.

3.3 Photolithography process: Au CPW & Bump formation

In order to form the Au CPW transmission line, titanium (Ti) with thickness of 500 Å was used as the adhesion layer. On top of it, a thin layer of gold (Au) with thickness

of 2000 Å was deposited as the seed layer. Both layers were deposited by e-gun evaporator.

After that, the thin photo-resist from Shipley was spin coated at 1000 rpm for 10 seconds (1st spin) and 3000 rpm for 45 seconds (2nd spin), followed by a baking at 90 °C for 4 minutes on a hot plate. The resist thickness was about 2-3 μm. The coated wafer was then exposed by the exposure tools: ABM aligner for 13 seconds. The substrate was post baked at 90 °C for 20 minutes on a hot plate. Next the substrate was subjected to a developer solution FHD-5. The resist film was rinsed with running DI water. The rinsed substrate was then immersed in a cyanide Au plating solution at 60 °C for 15 minutes with current flowed at 15 mA. After that, the photo-resist was stripped in an acetone solution and isopropyl alcohol (IPA) was used to eliminate the stripper solution.

For the Au bump formation process, the thick positive photo-resist, PMER PHA900PM was spin coated on the substrate at 500 rpm for 60 seconds (1st spin) and 2000 rpm for 2 seconds (2nd spin), followed by baking at 120 °C for 10 minutes in an oven. This step is carried out twice to get a desired thickness of 30-40 μ m. Again, the coated wafer was then exposed by the exposure tools: ABM aligner for 140 seconds.

Next the substrate was subjected to a developer solution PMER Developer P-7G. The resist film was rinsed with running DI water. The rinsed substrate was then immersed in a cyanide Au plating solution at 60 °C for 3 hours with current flowed at 1 mA. After that, the photo-resist was stripped in an acetone solution and isopropyl alcohol (IPA) was used to eliminate the stripper solution. After Au CPW transmission line and Au bump electroplating, Ti/ Au seed metal layers were removed in turn by

potassium iodide /iodine, KI/ I₂ solution (etch Au) and hydrofluoric acid (HCl), HF solution (etch Ti), respectively. The whole process flow is illustrated in Figure 3.4. Meanwhile, Figures 3.5 (a) & (b) show the SEM micrograph of the Au bump/ CPW line fabrication on RO3210 substrate.

3.4 Bare chip mounting

The realization of the flip chip assemblies is based on the Au-Au thermo-compression bonding by RD automation M9 bonding machine in CSD lab [Figure 3.6]. The most important factor for bonding condition is the gap between the bare chip and the substrate. When bare chip-to-substrate distance is too close, RF performance of a bare chip maybe affect by D_k of the substrate.

1896

The flip chip bonding conditions was keep constant throughout the experiments with heating temperature set at 250 °C (bare-chip)/ 250 °C (substrate). The bonding force was 150 gf/ sample. The bonding time was 150 s. Figure 3.7 shows the SEM micrograph of a successful flip chip on RO3210 substrate.

3.5 Encapsulation: Under-fill injection/ Glob top application

The under-fill and glob top (molding compounds) chosen in this research is epoxy-based resin. Table 3.2 shows the material properties of these two resins.

First, 2 hours was provided for the under-fill to thaw once removed from the freezer. The test board was heated on a 100 °C hot plate to accommodate underfill wicking. This lowers the viscosity, allowing it to flow faster across the die. Finally test board was fully cured by heating in a 150 °C oven for 2 hours.

Meantime, the glob-top application on chip followed the same process flow as under-fill. Only at the final step, the test board with glob top was cured for 15 minutes. Figures 3.8 (a) & (b) show the SEM micrograph of underfill and glob-top dispensed on a flip chip.

3.6 Electrical properties evaluation: DC and S parameter measurements

RF measurements were performed on a Agilent PNA connected to a Cascade probe station for a frequency range extending from DC to 67 GHz. [Figure 3.9] Measurements on assemblies (passive transmission line structures) were carried out before as well as after adding the under-fill/ glob-top encapsulant and environmental stress.

Meantime, the parameters of m-HEMT active devices ex., current gain, S_{21} and trans-conductance, G_m were measured too. DC measurements on each bump inter-connect was carried out to observe the changes in resistance before and after: encapsulant injection and environmental stress [Figure 3.10]. Figure 3.12 summarizes the in-house process flow of fabrication of flip chip Au bump interconnects on

3.7 Environmental stressing: Thermal Cycling Test (TCT)/ Humidity test

To verify the reliability of flip chip construction in general, and the Au bump interconnections in particular, accelerated life tests were performed. The evaluation criterion was the increase of electrical resistance of the tested samples or the changes in S-parameters particularly. Either the time (in humidity test), or the number of cycles (in TCT test), to the first failure of a single bump interconnection was considered as a failure of the complete die [Figure 3.13].

The quality of Au bump interconnection was evaluated in the TCT. The integrity of the electrical contact was used as quality criterion. The TCT was maintained between -55 $^{\circ}$ C to +125 $^{\circ}$ C and the dwell time of 15 minutes (followed the JEDEC test conditions) [Figure 3.11].

The encapsulated packages were tested too. The main purpose of the underfill is to reduce mechanical stresses that will arise as a result of the different coefficients of the thermal expansion of the chip (GaAs) and substrate (RO3210). However the use of underfill cannot entirely eliminate the induced mechanical stress. It is well known that mechanical stresses change the electron and hole mobilities and are the basis of the piezo-resistive effect [18]. It is therefore reasonable to expect that the stresses induced in the die during assembly could influence the electrical performance of the

devices.

Besides, humidity tests (85 % RH /85 °C) were performed to check the influence of moisture absorption and permeability of the encapsulated materials (under-fill/glob-top) on the performance of the flip chip architecture. Humidity plays an important role in the reliability of electronic circuits. It is omnipresent and can come from the ambient or from the materials used within the assembly process.

Chip on board devices are not hermetically sealed and thus are more likely to be affected by moisture diffusing from the ambient through the encapsulant. Water can also be absorbed and later released by the under-fill material and the PCB [18]. It is therefore very important to monitor the behavior of the devices in the presence of moisture.

Table 3.1 Composition and Thickness of Each Layer in m-Hemt Structure

Epi layer	Mole fraction	Thickness	Dopant	Concentration			
n-InGaAs	0.52	20 nm	Si	$3.00E18/ \text{ cm}^3$			
i-InAlAs	0.30	15 nm					
Si			Si	$3.5E12/\text{ cm}^2$			
i-InAlAs	0.52	3 nm					
i-InGaAs	0.60	16 nm					
i-InAlAs	0.52	3 nm					
Si			Si	$1.0E12/ \text{ cm}^2$			
i-InAlAs	0.52	300 nm					
i-InAlAs buffer							
Semi-insulating GaAs substrate							

Table 3.2 Materials properties of Under-fill and Glob top

Resin Parameters	Under-fill (epoxy-based)	Glob-top (epoxy –based)
Tg (°C)	100-170	126
Moisture absorption (%)	0.20	0.06
D_k	3.5	4.3
$ an \delta$	0.02	
CTE (ppm/ °C)	23	46
Viscosity		62,000




Figure 3.1 The layout (Drain, Gate and Source) of the m-HEMT




Figure 3.2 The layout of CPW thru-line on GaAs hip




Figure 3.3 (a) AFM image on RO3210 (Rms = 42.813 nm at 5 μ m x 5 μ m) 3.3 (b) AFM image on Al₂O₃ as comparison (Rms = 8.965 nm at 5 μ m x 5 μ m)

RO3210 substrate (I) Deposition of seed metal (Ti/ Au)

RO3210 substrate


(II) Patterning Thin photoresist




RO3210 substrate

(III) Electroplating Au CPW and removal of thin photoresist





(IV) Patterning thick photoresist



(V) Electroplating of Au bump and removal of thick photoresist and seed layer Figure 3.4 Process flow of Au CPW/ bump formation on RO3210




Figure 3.5 (a) SEM micrograph of Bump formation on RO3210 (b) Bump height



Figure 3.6 Photo of RD automation M9 Bonding Machine





Figure 3.7 SEM micrograph of GaAs flip chip on RO3210 substrate






Figure 3.8 (a) SEM micrograph of underfill dispensing on flip chip

(b) SEM micrograph of glob top dispensing on flip chip



Figure 3.9 S-parameter measurement Agilent PNA network analyzer up to 67GHz




Figure 3.10 Resistance measurements on tested assemblies




Figure 3.11 The condition of TCT




Figure 3.12 In-house process flow of fabrication flip chip interconnects on RO3210 substrate.




Figure 3.13 Reliability test-plan diagram

Chapter 4

Result(I):Packaged Passive Structure

4.1 Comparison of RF measurement data on RO3210/Al₂O₃

In order to investigate the RF performance on RO3210 substrates, a CPW thru line was designed and simulated with CST Microwave Studio simulation (characteristic impedance, $Z_0 = 50 \Omega$) before fabricating on RO3210 substrate. At the same time, Al₂O₃ substrate is also used for comparison with same CPW thru line design (characteristic impedance, $Z_0 = 50 \Omega$) applied [Figure 4.1]. The parameters of CPW thru line on RO3210 and Al₂O₃ substrate are given in Table 4.1.

S parameters were measured by setting Port 1 as RF signal-in and Port 2 as RF signal-out at the end of each side along the CPW thru-line. Figure 4.2 shows the measured return loss S_{11} and insertion loss S_{21} results of the CPW thru-line on both substrates.

As can be seen from Fig. 4.2, a return loss of less than -20 dB is due to a good adaptation of the 50 Ω impedance. On the other hand, the insertion loss on both substrates suffers a same degree of degradation (approximately -0.5 dB before 40 GHz). Above 40 GHz, the insertion loss on RO3210 exhibits extra loss of -0.3 dB up to 67 GHz comparing to alumina. These results demonstrate feasibility of using RO3210 to substitute Al_2O_3 as a packaging substrate for microwave applications.

After that, the thru-chip (GaAs), which is defined as having patterned CPW transmission line on the bare chip, was flip chipped and bonded on Al₂O₃ and RO3210 substrates [Figure 4.3]. Figure 4.4 shows the corresponding S parameters measurement results on these structures.

Comparing to the measured results of CPW thru-line (Fig 4.2), we can see that the flip chip structure exhibits reflection loss around -16 dB to -18 dB and insertion loss of -0.5 dB for both substrates. The bump transition at the flip chip structure causes extra performance degradation. Au bump interconnects have critical contribution to the performance of flip chip. The insertion loss here includes the propagation losses on the substrates, on the chip and through the Au bumps.

Table 4.2 summarizes the S-parameter data for discrete passive structures and CPW thru line on Al_2O_3 and RO3210 at microwave frequencies. The inferior performance of RO3210 can be explained by its inevitable material properties: higher loss tangent (0.0027) compared to Al_2O_3 (0.0002). Besides, the surface roughness of RO3210 will degrade the RF performance as RF signal is more difficult to transmit on a rough surface. The loss will be induced by the resistance of RF signal movement. Figure 4.5 shows the SEM micrograph of the surface roughness on RO3210 and Al_2O_3 .

Generally, although RO3210 displays poorer S performances but the data is still in acceptable. These results demonstrates the possibility of using the RO3210 substrate as a packaging carrier at the 40 GHz range and indicate that even higher frequencies appear to be possible, at the expense of bandwidth, of course.

From Table 4.3, Y. H. Suh et al., reported that alumina requires another level of package onto PCB board. The loss caused by 2 levels of package transitions is around 3.5 dB to 4.5 dB. Meanwhile, direct packaging onto organic substrate eliminates 1 level of transition and shows competitive performance to the 2 levels packages approach in RF applications. Reliability tests will be carried out later to evaluate the mechanical performances.

4.2 Improved package design: RF performance of flip chip package with compensation

This section describes our effort in optimizing the transmission line performance by some compensation design (parameter compensation: l_{ob} , C_W & S_L) onto RO3210 substrate. Optimization was performed by means of 3D EM simulation (single transition). The goal is to achieve low reflection by downscaling the dimensions on RO3210. For measurement verification, a flip chip test structure was realized.

4.2.1 Non-encapsulated passive structure

4.2.1.1 Pad overlap

The first parameter investigated here is the Pad Overlap, l_{ob} . This parameter is determined by the bump pad area (length and width) [Figure 4.6]. Various l_{ob} at 50 μ m, 70 μ m and 90 μ m were simulated and measured.

Figure 4.7 presents simulation data of various l_{ob} (50 µm, 70 µm and 90 µm) used in the test structures. Changing the l_{ob} induces the parasitic capacitance. Figure 4.8 shows the bump interconnect equivalent circuit. Smaller pad overlap, 50 µm is preferable for high frequency flip chip application as the resultant parasitic capacitance, C is the minimum.

The measured data corresponds very well with the simulated data [Figure 4.9 & Figure 4.10]. The performance of reflection loss, S_{11} and insertion loss, S_{21} is enhanced by minimization of pad overlap at 50 μ m by -18 dB and -0.45 dB up to 40 GHz respectively. After that, losses degrade significantly in both cases.

Since this design shows only small improvement in performance especially in higher frequency range (> 40 GHz), another structure design is proposed. The second design based on introducing the inductive effect to compensate the capacitive effect.

4.2.1.2 Ground Pad shrinkage

The second parameter investigated here is the Ground Pad Shrinkage, S_L . This parameter is determined by the ground pad area (length and width)[Figure 4.11]. Various Ground Pad Shrinkage at S_L =105 μ m and 130 μ m was simulated and measured. Figure 4.12 presents the simulation data of various ground pad shrinkages used in the test structures. The results indicate that the reduction in ground pad width improves reflection loss, S_{11} significantly. It can be explained by shrinkage in transmission line on ground pad induces inductive effect to provide inductive counterpart compensating the parasitic capacitance.

For measurement verification, the test structure as shown in Fig. 4.11 was fabricated. In Fig. 4.13 & Fig 4.14, the return loss, S_{11} and insertion loss, S_{21} are plotted. Good agreement between the data predicted by simulation and measurements were observed. The reflection loss is around -18 dB while the insertion loss is below -0.8 dB up to 50 GHz. The performance is slightly improved by this design especially up to 50 GHz applications. For S_L =105 μ m, the S_{21} performance before 45 GHz degraded, which could be explained by the non-uniform surface roughness.

4.2.1.3 Compensation at signal width

The third parameter investigated here is the Compensation at signal width, S_W . This parameter is determined by the length and width at signal width [Figure 4.15]. Various Compensation at Signal Width designs, $S_W = 30 \mu m$, 50 μm and 70 μm were simulated and measured.

1896

Simulated results display the influence of compensation at signal width, S_W towards the S parameter performance. The shrinkage at signal width represents a high impedance effect to compensate the parasitic capacitance effects. Higher compensation at signal demonstrates higher impedance effect. Given a choice, higher compensation at signal is nearly always preferable.

In Figure 4.17 and Figure 4.18, both measured insertion loss and reflection loss are presented. The measurement data show good agreement with simulation results, which validates the model and proves accuracy of our finite-element time-domain code EM simulation.

Quantitatively, the measured return loss for the signal compensated case improves beyond -18 dB around 50 GHz, given a broadband frequency application. Simultaneously, measured insertion loss has shown good performance of -0.7 dB up to 50 GHz. The performances of these three optimized designs are summarized in Table 4.4.

In brief, the design can be significantly improved after layout optimization and suitable compensation. The shrinkage at pad overlap introduces parasitic capacitance and performances (S_{11} and S_{21}) up to 40 GHz are -20 dB and -0.5 dB respectively. But, as can be seen from the Table 4.4, the performance slightly degrades after that. In order to optimize the performance, introduction of high impedance line and inductance effect by compensation at signal width and ground pad shrinkage is carried out. The reflection loss, S_{11} is greatly improved (-0.6 dB). At higher frequency application, reduction in parasitic capacitance effect is visible but not so significant compared to the compensation by the inductance effect and the high impedance line. This is the best performance ever reported in the publications.

4.2.2 Encapsulated passive structure

The investigation on the use of encapsulant (glob top/ under-fill) on a flip chip structure will be reported in this section. Figure 4.19 and Figure 4.20 shows the flip chip package with glob top and without glob top on a ground pad with structure shrinkage ($S_L = 105 \mu \text{m}$) and compensation at signal width structure ($S_W = 20 \mu \text{m}$). The parameter of CPW transmission line on GaAs chip remains unchanged ($W_S = 75 \mu \text{m}$, $W_G = 215 \mu \text{m}$ and $W_{SG} = 44 \mu \text{m}$).

Comparing the measured results of the two flip chip assemblies with and without glob top on two different types of substrate layout, three kinds of effects due to glob top were observed:

- (i) The insertion losses degrade in a range -0.15 dB (Fig 4.19) and -0.32 dB (Fig 4.20) from DC to 67 GHz application
- (ii) Obviously, the return losses degrade up to 20 GHz. After that, no significant difference in S-parameter was observed [Fig 4.19 and Fig 4.20].
- (iii) Frequencies of minimum reflection shift 10 GHz to left side [Fig 4.19 and Fig 4.20]

The additional insertion loss is due to dielectric loss: glob top loss. The "indirect interactions" between the CPW line and glob top acts to lower the line impedance. Thus, the performance will change when the glob top is added. On the other hand, at a first glance, it is surprising that reflection losses remain stable or slightly improved after glob top is applied (>20 GHz application). The reasonable explanation is that glob top material is treated as a "natural compensation" to compensate the impedance mismatch at vertical bump transition region. This idea is first proposed in this study and further detailed studies need to be carried out. Besides, the reproducibility of the return loss is achieved by minimum reflection shift at 10 GHz. This is due to changes of the resonance frequency caused by the additional encapsulant applied.

Figure 4.22 shows the flip chip package with underfill and without underfill on a compensation at signal width structure ($S_W=30~\mu m$) respectively. The parameter of CPW transmission line on GaAs chip remains unchanged ($W_S=75~\mu m$, $W_G=215~\mu m$ and $W_{SG}=44~\mu m$).

Table 4.5 compares the measured results of the flip chip assemblies with and without underfill on substrate layout. The reflection loss S_{11} and insertion loss S_{21} performances in are listed in this table.

Obviously, both the S_{11} and S_{21} deteriorate from DC to 67 GHz application. This is due to extra underfill loss in the structure. The direct interactions between CPW lines with underfill encapsulant above them increase the dielectric loss. This is because the original design are designed for air dielectric ($D_k = 1$) above them. One method to overcome this problem is to design the chips with the effects of the dielectric underfill taken into account. This is done by pre-match to 50 Ω and with chip gap modification. The parameter of CPW line on GaAs chip has been changed ($W_S = 75 \mu m$, $W_G = 215 \mu m$ and $W_{SG} = 84 \mu m$) [Table 4.6].

Figure 4.22 illustrates the compensation structure (chip modification and substrate layout optimization) with glob top and underfill dispensing. Fig 4.23 shows the measured results of original design (chip modification and no substrate layout optimization) and compensation design (chip modification and substrate layout optimization, compensation at signal width $S_W = 30 \mu m$) as a function of frequency [Table 4.7]. Clearly, the reflection loss is further improved due to chip impedance matching and "natural compensation" of glob top. Both designs exhibits good reflection loss S_{11} which falls in a range of \approx -15 dB. Especially, the compensation design has further improved the S_{11} performance after 50- 67 GHz (-20 dB). Simultaneously, the insertion loss S_{21} is further been reduced < -1.0 dB. The rule of thumb of chip impedance matching is by taking into the consideration of the effect of underfill into the design, and this approach has successfully enhanced the S parameters performance from DC to 67 GHz for broadband application.

Table 4.1 The parameters of CPW thru line on RO3210 and Al_2O_3 substrate

Parameters (µm)	RO3210 (Z_O = 50 Ω)	$\mathrm{Al}_2\mathrm{O}_3\left(Z_O=50\;\Omega\right)$
W_S	70	70
W_G	210	210
W_{SG}	60	33

Table 4.2 S-parameters performances at discrete microwave frequency applications $(10~\text{GHz},\,20~\text{GHz},\,30~\text{GHz}\text{ and }40~\text{GHz})\text{ on }Al_2O_3\text{ and }RO3210$

Structure	Loss	Substrate	Frequency			
		237/	10 GHz	20 GHz	30 GHz	40 GHz
Thru-line	S_{11}	Al_2O_3	-31.5 dB	-41.2 dB	-27.3 dB	-43.3 dB
		RO3210	-28.0 dB	-32.9 dB	-25.3 dB	-23.8 dB
	S_{21}	Al_2O_3	-0.25 dB	-0.26 dB	-0.32 dB	-0.33 dB
		RO3210	-0.16 dB	-0.25 dB	-0.30 dB	-0.41 dB
Flip-chip	S ₁₁	Al ₂ O ₃	-21.3 dB	-18.4 dB	-26.9 dB	-18.6 dB
	- 3	RO3210	-19.8dB	-18.0 dB	-23.8 dB	-19.7 dB
	S_{21}	Al ₂ O ₃	-0.15 dB	-0.27 dB	-0.24 dB	-0.36 dB
		RO3210	-0.17 dB	-0.34 dB	-0.33 dB	-0.55 dB
	4777777					

Table 4.3 Paper review on total loss caused by 2 levels of package transitions $(Al_2O_3 \ based \ structure)$

Publication	Package Structure		Loss caused by 2
Publication			package transition
Y.H. Suh et al [19]	Chip: LNA MMIC		Gain deviation
	Substrate:	Al ₂ O ₃ HTCC	$\approx 4.5 \text{ dB}$
	PCB: RO4003		
	Chip:	PA MMIC	Max gain deviation
	Substrate:	Al ₂ O ₃ HTCC	$\approx 3.5 \text{ dB}$
	PCB:	RO4003	

Table 4.4 Overall performance of three optimized designs $l_{ob}=50~\mu m,~S_L=130~\mu m$ and $S_W=30~\mu m$

Optimized Design	Effect induced	Performance (dB)				
		Loss	20 GHz	30 GHz	40 GHz	50 GHz
Original		S ₁₁	-19.4	-27.8	-18.4	-11.0
		S_{21}	-0.42	-0.46	-0.56	-1.19
Pad overlap	Parasitic	S_{11}	-20.0	-38.9	-24.3	-13.3
$(l_{ob} = 50 \ \mu m)$	capacitance	S_{21}	-0.43	-0.43	-0.51	-0.87
Ground shrink	Inductance	S_{11}	-19.5	-17.8	-23.1	-18.6
$(S_L=130 \mu m)$	effect	S_{21}	-0.34	-0.42	-0.46	-0.66
Compensation at	High	S_{11}	-20.3	-25.5	-21.6	-22.0
Sig. ($S_W = 30 \mu \text{m}$)	Impedance line	S_{21}	-0.30	-0.32	-0.44	-0.62

Table 4.5 Comparison of measured S_{11} and S_{21} of a mounted flip chip before and after the addition of underfill on a compensation at signal width structure, S_W = 30 μ m at substrate

Structure	Performance (dB)					
	Loss	10GHz	20 GHz	30 GHz	40 GHz	50 GHz
Without	S ₁₁	-20.4	-17.0	-18.2	-32.2	-17.7
Underfill	S_{21}	-0.20	-0.37	-0.39	-0.41	-0.60
With	S ₁₁	-13.7	-11.9	-20.7	-16.9	-15.8
underfill	S ₂₁	-0.41	-0.67	-0.48	-0.62	-0.81

Table 4.6 Chip gap modifications by pre-modified to 50 ohm

Parameter	Flip Chip		
	Without underfill (air)	With epoxy underfill	
W_S	75 μm	75 μm	
W_G	215 μm	215 μm	
W_{SG}	44 μm	84 μm	

Table 4.7 Parameters modification in the structure

	Substrate parameter	Chip parameter
Original design	Unchanged	Modified (50 ohm)
Compensation design	Modified	Modified (50 ohm)






Figure 4.1 Top view of S measurement on 50ohm CPW thru-line on RO3210 & Al_2O_3




Figure 4.2 Measured return loss S_{11} and insertion loss S_{21} results of the CPW thru-line on alumina and RO3210




Figure 4.3 Layout of flip chip configuration (without compensation) on packaged substrate: Al_2O_3 and RO3210




Figure 4.4 Measured return loss S_{11} and insertion loss S_{21} results of the flip GaAs chipped (without compensation) on Al_2O_3 and RO3210




Figure 4.5 (a) SEM micrograph of CPW line on Al_2O_3 (b) CPW line on RO3210




Figure 4.6 Schematic diagram of various pad overlaps, l_{ob}




Figure 4.7 Simulated results on pad overlap at 50 μm , 70 μm and 90 μm




Figure 4.8 Bump Interconnect Equivalent Circuit

Reference: Copper flip chip bump interconnect technology for microwave subsystems including RF characterization [20]




Figure 4.9 Measured return loss, S_{11} of flip chip bonded chip on a pad overlap design




Figure 4.10 Measured insertion loss, S_{21} of flip chip bonded chip on a pad overlap design substrate




Figure 4.11 Schematic diagram of various Ground Pad Shrinkages, S_L




Figure 4.12 Simulated results on Various Ground Pad Shrinkages at $S_L=105~\mu m$ and $130~\mu m$




Figure 4.13 Measured return loss, S_{11} of flip chip bonded chip on a Ground Pad

Shrinkage design substrate




Figure 4.14 Measured insertion loss, S_{21} of flip chip bonded chip on a Ground Pad Shrinkage design substrate




Figure 4.15 Schematic diagram of various Compensations at Signal Width design, S_W at 30 μ m, 50 μ m and 70 μ m




Figure 4.16 Simulated results on various Compensations at Signal Width design, S_W at 30 μ m, 50 μ m and 70 μ m




Figure 4.17 Measured return loss, S_{11} of flip chip bonded chip on a Compensation at

Signal Width design substrate




Figure 4.18 Measured insertion loss, S_{21} of flip chip bonded chip on a Compensation at Signal Width design substrate




Figure 4.19 Measured performance of a mounted flip chip before and after the addition of glob top on a ground pad shrinkage structure, $S_L = 105 \mu m$ at substrate




Figure 4.20 Measured performance of a mounted FC before and after the addition of glob top on a compensation at signal width structure, $S_W = 20 \mu m$ at substrate




Figure 4.21 Measured performance of a mounted flip chip before and after the addition of underfill on a compensation at signal width structure, $S_W = 30 \mu m$ at

substrate




Figure 4.22 Schematic diagram of application of glob top and underfill in the compensation structure




Figure 4.23 Measured results on the compensation structure (chip modification and substrate layout optimization, compensation at signal width $S_W = 30 \mu m$)

Chapter 5

Results (II): Packaged active structure

In this section, the in-house fabricated active devices (m-HEMT) are packaged (with and without encapsulant) onto RO3210 and Al_2O_3 (as comparison). Comparable electrical gain was measured and will be presented in this Chapter. Figure 5.1 shows the schematic of the top view of the developed packaged device structure. Meantime, the final photograph of the flip chip packaged m-HEMT is shown in Figure 5.2.

5.1 S-Parameter Measurement of m-HEMT on RO3210 and Al₂O₃

Figure 5.3 and Figure 5.4 show the results of packaged m-HEMT on Al_2O_3 and RO3210 substrate respectively. From both figures, the m-HEMTs after "flip-chipping" show small degradation compared to on-wafer (bare die) measurement as a result of extra reflection loss at bump transition interconnect. Although the deviation loss in gain is smaller in Al_2O_3 (-1.5 dB) compared to RO3210 (-2.0 dB), the performance is still in an acceptable range for commercial application.

5.2 S-Parameter Measurement of m-HEMT on RO3210 with underfill

After "underfilling", the performance degrades around -1 dB from DC to 40 GHz compared to the flip chip without underfilling [Figure 5.5]. This is understandable, as the dielectric loss become more obvious as a consequence from the loss of the

underfill material. The transconductance profiles of the m-HEMT after flip chip bonding shifted a little to a more positive gate bias [Figure 5.6].

5.3 S-Parameter Measurement of m-HEMT on RO3210 with glob top

After "glob-topping", the performance degrades around -2 dB compared to flip chip without glob topping in DC to 40 GHz application [Figure 5.7]. This result indicates that the dissipation factor of the glob top resin increases the transmission loss. The transconductance profiles of the m-HEMT after flip chip bonding shifted a little to a more positive gate bias [Figure 5.8].

Once again, it is confirmed that the underfilling and glob top resin used in this evaluation degrades the RF performance of flip chip packaged m-HEMTs. Underfill has been proven to have good performance (low losses) for high frequency application by Y.C.Hu [22]. And yet, so far very little attempt has been made to improve the glob top resin performance for high frequency application. Extra efforts on D_k and loss tangent of glob top are needed for the development for underfill for microwave applications. If underfilling is necessary, electrical characteristics of the resin must be considered in the design of m-HEMTs bare chip or lower D_k encapsulant resin is required.




Figure 5.1 Top view of the developed packaged device structure




Figure 5.2 The final photograph of the flip chip packaged m-HEMT device




Figure 5.3 Comparison of gain in bare die and flip chip of m-HEMT on Al₂O₃




Figure 5.4 Comparison of gain in bare die and flip chip of m-HEMT on RO3210




Figure 5.5 Comparison of gain in bare die and FC of m-HEMT (with underfill) on




Figure 5.6 Transconductance of the device with and without FC package (underfill)




Figure 5.7 Comparison of gain in bare die and FC of m-HEMT (with glob top) on




Figure 5.8 Transconductance of the device with and without FC package (glob top)

Chapter 6

Results (III): Reliability test

To evaluate the reliability of the encapsulant (underfill/ glob top) towards microwave application requirements, two test files are defined (thermal cycling test and humidity test). All these modules have been visually inspected before, during and after these tests to detect any failure such as cracks or delamination at glob top/ board interface. Electrical characteristics have been monitored along these tests.

6.1 Thermal cycling test

For materials with different CTEs, TCT test provides mechanical reliability for the encapsulation process. The test condition [-55 °C to +125 °C, 600 cycles] follows the JEDEC standard JESD22-A113C. Figure 6.1 shows the average resistance from bump contacts on RO3210 with temperature cycling.

Generally, the resistance of bump contact in 3 different flip chip structures (without encapsulation, with underfill and with glob top application) exhibit almost the same resistance value at initial stage (0 cycle), approximately 2 ohm. After 200 cycles of temperature cycling, the resistance of flip chip assembly and flip chip assembly with underfill increased slightly. That bonding degradation is clearly due to the higher mismatch between the CTE of GaAs chip and RO3210 substrate. The thermal cycles induce cyclic stress on the bump interconnects.

On the other hand, all of the assemblies with glob top application failed directly after 200 cycles of temperature cycling. Visual inspection and OM photographs explain the phenomenon and mechanisms that took place. From Figure 6.2, delamination and cracks occurred at transmission line area near where the glob top was applied. Glob top resin with higher CTE properties (46 ppm/ K) results in excessive stress at this area when continuous heating and cooling process occurred. According to R. Doyle et. al.[23], the selection of suitable glob top material (CTE match with wire bond) is needed to guarantee a reliable assembly. But, the suitability of glop top material for flip chip application is still under question. Based on the current research results, the applicability of the glob top material for flip chip application need further investigation.

As the temperature cycling reaches 400 cycles, 2 out of 3 flip chip assemblies without encapsulant failed. The attachment of chip to substrate becomes weak as the fatigue failure occurred at the bump transition interface. The influence of stress due to CTE mismatches become dominant at this stage and the chips peel off from the substrate bonding.

The resistance of the underfilled flip chip shows very small change from 2.97 ohm to 2.44 ohm to 1.99 ohm and 2.55 ohm throughout the temperature cycling and is without failure up to 600 cycles. This can be explained by the redistribution of excessive stress of underfill in the flip chip structure. Undeniably, it proves that underfill is needed for COB assemblies to provide the mechanical stability. The overall performances of 3 types of assemblies are summarized in Table 6.1.

6.2 Humidity test

There is no significant variation observable on bump resistance measurement [Figure 6.3]. Organic substrate and organic encapsulation demonstrated structural reliability in the 85 %RH/ 85 °C environment. The overall performances of 3 types of assemblies are summarized in Table 6.2. No failure happens up to 504 hours.



Table 6.1 (a) Evolution of bump contact resistance of the assemblies without encapsulation on RO3210 in TCT

Parameter	Thermal cycling (cycles)			
	0	200	400	600
Resistance (Ω)	2.07	2.77	1.88	
Failure	0/3	0/3	2/3	3/3

Table 6.1 (b) Evolution of bump contact resistance of the assemblies with underfill encapsulation on RO3210 in TCT

Parameter	Thermal cycling (cycles)				
	0	200	400	600	
Resistance (Ω)	2.97	2.44	1.99	2.55	
Failure	0/3	0/3	0/3	0/3	

Table 6.1 (c) Evolution of bump contact resistance of the assemblies with glob top encapsulation on RO3210 in TCT

Parameter	Thermal cycling (cycles)			
	0	200	400	600
$\overline{\text{Resistance}(\Omega)}$	1.98	-	W	
Failure	0/3	3/3	3/ 3	3/3

Table 6.2 Evolution of bump contact resistance of the assemblies (without encapsulation/ with underfill/ with glob top) on RO3210 in humidity test

Assembly types		Humidit	y 85 %RH/ 85°C	(hours)	
Resistance/ (Ω)	0	168	336	504	Failure
Non-encapsulated	1.78	2.70	1.83	2.36	0/3
With underfill	1.80	2.32	1.90	2.52	0/3
With glob top	1.93	2.61	2.20	2.44	0/3




Figure 6.1 Average resistances from bump contacts on RO3210 with temperature




Figure 6.2 OM photograph of failure mechanisms at CPW transmission line:

delamination and crack




Figure 6.3 Average resistances from bump contacts on RO3210 with humidity test at different hours (168 hours, 336 hours and 504 hours)

__

Chapter 7 Conclusions

- 1. An evaluation of flip chip packages on RO3210 substrate (D_k = 10.2, tan δ = 0.0027) has been performed, including electrical (microwave application up to 60 GHz) and mechanical performances (reliability issue).
- 2. COB technique utilizes low cost organic substrate and integrates high electrical performance architecture (flip chip) into fabrication.
- 3. By definition, the loss in the flip-chip assembly includes mismatch loss (reflection) and real loss (attenuation). Mismatch loss can be improved by chip impedance matching and substrate circuit design. Meantime, selection of materials (chip/substrate/encapsulant) determines the real loss contribution.
- 4. Comparing with conventional microwave substrate (Al_2O_3), RO3210 demonstrates feasibility of application up to 40 GHz (reflection loss S_{11} = -20 dB). Small degradation occurred after 40 GHz- 67 GHz (extra insertion loss S_{12} = -0.3 dB).
- 5. With suitable compensation layout (compensation at signal width (C_w) , ground pad overlap (l_{ob}) and ground pad shrinkage (S_L)), the microwave performance can be improved up to 50 GHz application, even higher frequencies appear to be possible, at the expense of bandwidth, of course.
- 6. Quantitatively, the performances of three improved optimized designs: compensation at signal width (C_w) , ground pad overlap (l_{ob}) and ground pad shrinkage (S_L) are showed by the table below:

Optimized Design	Effect induced	Performance (dB)				
		Loss	20 GHz	30 GHz	40 GHz	50 GHz
Original		S_{11}	-19.4	-27.8	-18.4	-11.0
		S_{21}	-0.42	-0.46	-0.56	-1.19
Pad overlap	Parasitic	S_{11}	-20.0	-38.9	-24.3	-13.3
$(l_{ob}=50~\mu\mathrm{m})$	capacitance	S_{21}	-0.43	-0.43	-0.51	-0.87
Ground shrink	Inductance	S_{11}	-19.5	-17.8	-23.1	-18.6
$(S_L=130 \mu m)$	effect	S_{21}	-0.34	-0.42	-0.46	-0.66
Compensation at	High	S_{11}	-20.3	-25.5	-21.6	-22.0
Sig. ($S_W = 30 \mu \text{m}$)	Impedance line	S_{21}	-0.30	-0.32	-0.44	-0.62

- 7. The encapsulating resin degrades the RF performance as the dissipation factor of the glob top/ underfill resin increases the transmission loss (Insertion loss, S_{21} degrades extra -0.3 dB). Meantime, glob top can be treated as "natural compensation" to improve the reflection loss, S_{11} .
- 8. The rule of thumb of chip impedance matching by taking into the consideration of the effect of underfill in the pre-design has successfully enhanced the S parameters performance from DC to 67 GHz broadband application (insertion loss is improved -1.0 dB)
- 9. The electrical performance of the flip chip assembled m-HEMT on RO3210 substrate exhibits loss in gain (-2.0 dB) comparing to Al₂O₃ substrate (-1.5 dB) from DC to 40 GHz application. The performance is still in an acceptable range with possible commercially application.
- 10. The m-HEMT packaged with underfill and glob top display loss in gain, -1 dB and -2 dB respectively. The transconductance profiles of the m-HEMT after flip chip bonding only shifted a little to a more positive gate bias, making this proposed packaging structure well suitable for millimeter wave application.

- 11. Bump joint reliability testing shows the failure in non-encapsulated (2/3 samples) and glob top (3/3 samples) assemblies up to 400 thermal cycling. That bonding degradation is clearly due to the higher mismatch between the CTE of GaAs chip and RO3210 substrate. The thermal cycles induce stresses on the bump interconnect. The failure mechanisms at CPW transmission line caused by higher CTE glob top properties include delamination and crack.
- 12. There is no observable significant variation on measured bump resistance in humidity testing. Organic substrate and organic encapsulation demonstrates applicable in the 85 %RH/ 85 °C environment. All samples survive the harsh environment.

References

- [1] Wolfgang Heinrich, "The Flip-Chip Approach for Millimeter-Wave Packaging", IEEE Microwave Magazine, 05, pp1527-3342, September 2005
- [2] Z.P. Zeng, W. Zhang, B.Z. Su, K.C.Gupta and Y.C.Lee, "RF and Mechanical Characterization of Flip-Chip Interconnects in CPW Circuits with Underfill", IEEE MTT-S Digest, pp 1823-1826, 1998.
- [3] H. Kusamitsu, Y.Morishita, K.Maruhashi, M.Ito and K.Ohata, "The Flip Chip Bump Interconnection for Millimeter-wave GaAs MMIC,' International Conference on Multichip Modules and High Density Packaging, pp47-52, 1998.
- [4] P. Monfraix, J.Monsarrat, J.L.Muraro, C.Dreavon, S.Dareys, M.Billot and J.L.Cazaux, "Is Hermetic Encapsulation of GaAs MMIC still required for Space applications?" IEEE, pp2163-2166, 2005.
- [5] K. Yoshida, T.Shirasaki, S. Matsuzono and C.Makihara, "50 GHz Broadband SMT Package for Microwave Applications", Electronic Components and Technology Conference, 2001.
- [6] S.H.Shin and Y.S.Kwon, "Selectively Anodized Aluminium Substrates for Microwave Power Module Package," Electronic Components and Technology Conference, pp1904-1908, 2005.
- [7] M. G. Pecht, H.Ardebili, A.A.Shukla, J.K.Hagge and D.Jennings, "Moisture Ingress Into Organic Laminates", IEEE Transactions on Components and Packaging Technology, vol.22, No.1, pp104-110, March 1999.
- [8] H.P. Chang, Q.B.A.Cetiner, F.D.Flaviis, M.Bachman and G.P.Li, "Design and Process Considerations for Fabricating RF MEMS Switches on Printed Circuit

- Boards," Journal of Microelectromechanical Systems, vol.14, No.6, pp1311-1322, Dec 2005
- [9] E. Valletta et al., "Design of Planar Marchand Balun for MMIC Applications", http://www.ims-chips.de/content/pdfpublication/116375148.pdf, 22th July 2008.
- [10] Y. K. Song and C. C. Lee, "RF Modeling and Design of Flip Chip Configurations of Microwave Devices on PCBs", IEEE Electronic Components and Technology Conference, pp1837-1841, 2004.
- [11] R. Bairavasubramanian, S.Pinel, J.Papapolymerou, J.Laskar, C.Quendo, E.Rius, A.Manchec and C.Person, "Dual-Bands Filters for WLAN Applications on Liquid Crystal Polymer Technology," IEEE, pp533-536, 2005
- [12] G. Wang, D. Thompson, E.M.Tentzeris and J.Papapolymerou, "Low Cost RF MEMS Switches Using LCP Substrate," 34th European Microwave Conference-Amsterdam, pp1441-1444, 2004
- [13]M. S. Hauhe, "Flip Chip Technology Vendor Overview", Advanced Concepts & Technology, http://www.gaasmantech.org/Digests/2005/2005papers/9.1.pdf, 23th July 2008.
- [14]G.Baumann, E.Muller, F.Buchali, D.Ferling, H.Ritcher and W.Heinrich, "Evaluation of Glob Top and Underfill Encapsulated Active and Passive Structures for Millimeter Wave Applications," Microwave Conference and Exhibition, 27th European, pp26-31, 1997
- [15]A.Jentzsch and H.Wolfgang, "Theory and Measurements of Flip Chip Interconnects for Frequencies up to 100GHz", IEEE Transactions on Microwave Theory and Techniques, Vol.49, No.5, May 2001.
- [16] B. Daigle, "Printed Circuit Board Material and Design Considerations for Wireless Applications," IEEE Electronic Components and Technology Conference, pp354-357,1996

- [17] R.Hartley, "Base Material for High Speed, High Frequency PC Boards," http://www.speedingedge.com/PDF-Files/Materials_RickH2.pdf, March 2002
- [18] N.Suthiwongsunthorn, N.Klibey and A.Cordery "Study of the Electrical Performance of Chip on Board (COB) Devices", IEEE Transactions on Components and Packaging Technologies, Vol 26, No.3, SEPT 2003.
- [19] Y.H.Suh, D.Richardson, A.Dadello, S.Mahon and J.T.Harvey, "A Low Cost High performance GaAs MMIC package using Air-Cavity Ceramic Quad Flat Non-Leaded Package up to 40GHz,"2005.
- [20] A.Wong and D.Linton, "Copper Flip Chip Bump Interconnect Technology for Microwave Subsystems Including RF Characterization", Electronics Packaging Technology Conference, pp.335-338,2000.
- [21] R.Sturdivant, C.Quan and J.Wooldridge, "Investigation of MMIC Flip Chips with Sealants for Improved Reliability without Hermeticity", IEEE MTT-S Digest, 1996.
- [22] Y.C. Hu, "Using BCB and LCP as new underfill material for high frequency flip chip interconnects", NCTU, Master, 2007.
- [23] R.Doyle, B.O.Flynn, W.Lawton, J.Barrett and J.Buckley "Glob top Reliability Characterization: Evaluation and Analysis Methods", IEEE Transactions on Components, Packaging and Manufacturing Technology-Part A, vol21, No.2, June 1998.
- [24] Sidharth Dalmia, Seok Hee Lee, Swapan Bhattacharya, Farrokh Ayazi and Madhavan Swaminathan, "High-Q RF Passives on Organic Substrates Using a Low-Cost Low-Temperature Laminate Process", http://www.ece.gatech.edu/research/ integrated-mems/ conference%20papers/dalmia dtip2002.pdf, School of Electrical and Computer Engineering Packaging Research Center, Georgia Institute of Technology.