

國立交通大學

電子物理學系

碩士論文

利用多層閘極之增強型應力記憶技術製作在 n 型

金氧半場效電晶體之研究

**Enhancement of Stress Memorization Technique on  
nMOSFETs by Multiple Strain-Gate Engineering**

研究生：王智盟

指導教授：趙天生 博士

中華民國九十七年六月

利用多層閘極之增強型應力記憶技術製作在 n 型

金氧半場效電晶體之研究

**Enhancement of Stress Memorization Technique on nMOSFETs by  
Multiple Strain-Gate Engineering**

研究生：王智盟 Student：Jr-Meng Wang

指導教授：趙天生博士 Advisor：Dr. Tien-Sheng Chao



A Thesis  
Submitted to Department of Electrophysics  
National Chiao Tung University  
In Partial Fulfillment of the Requirements  
for the Degree of  
Master of Science  
In  
Electrophysics

June 2008  
HsinChu, Taiwan, Republic of China

中華民國 九十七年 六月

利用多層閘極之增強型應力記憶技術製作在

n 型金氧半場效電晶體之研究

指導教授：趙天生 博士

研究生：王智盟

國立交通大學

電子物理學系碩士班

### 摘要

在本篇論文的研究中，我們利用控制電子通道中殘留應力的技術來製作n 型金氧半場效應電晶體，電子通道中應力的主要來源是利用元件尚未定義出閘極前覆蓋一層 $\text{Si}_3\text{N}_4$  薄膜，接著快速退火，然後去除 $\text{Si}_3\text{N}_4$  薄膜(SPFT technique)，利用 $\text{Si}_3\text{N}_4$ 薄膜本身具有的高應力特性及多晶矽內部結構改變，產生殘留的應變，進而達到改善電子遷移率的目的。此外，我們利用非晶矽及複晶矽兩種堆疊的結構加上SPFT技術製作元件，這種結構的優點主要是可以增加電子通道中應力的大小，使電子遷移率的增加幅度能夠更加顯著，我們發現同時利用閘極堆疊結構及這種方式可以有效提昇元件的電導達24%。以上所有的元件部份，最後皆有附加一層接觸孔蝕刻停止層(CESL)，使得這項技術可以廣泛的使用在製程內而不會有應力減小的效果。我們相信利用控制電子通道中應力的大小來改善電流驅動能力在未來CMOS 元件技術的發展上將扮演非常重要的角色。

# **Enhancement of Stress Memorization Technique on nMOSFETs by Multiple Strain-Gate Engineering**

**Student: Jr-Meng Wang Advisors: Dr. Tien-Sheng Chao  
Department of Electrophysics  
National Chaio Tung University**

## **Abstract**

An enhanced stress memorization technique (SMT) has been demonstrated by multiple strain-gate engineering that utilizes strain proximity free technique (SPFT) and a stacked a-Si/poly-Si gate structure. It is found that the transconductance ( $G_M$ ) of nMOSFETs with SPFT exhibits an 18% increase compared to that of counterparts. The SPFT can prevent the limitation of stressor volume for performance improvement in high density CMOS circuits. We also found that the optimization of stacked a-Si/poly-Si gate structure and combine with the SPFT can improve the  $G_M$  further to 24% more than the single-poly-Si gate structure without SPFT.

## 誌謝

首先我要特別感謝指導教授趙天生博士的指導與教誨，受教於趙教授這兩年期間，讓我在獨立思考及專業知識上都有所成長，期間有好幾次遇到挫折，幸好有老師的鼓勵讓我更能勇敢面對問題，謝謝老師對我的細心指導與鼓勵，在此致上我最高的敬意。

此外，我也非常感謝呂宗宜學長在專業知識給我的一切協助與指導，同時也感謝陳建豪、郭伯儀、吳偉成、馬鳴汶、羅文政、楊宗諭、高國興、邱德馨、劉美君、猴子、妍心、阿壘等學長姐在這段期間給我的關懷與協助，在我論文及實驗上有疑惑時常常給予解惑，在此表達我的感激。特別感謝與我一起走過這段日子的研究夥伴，宗育、冠迪、威良、廖俊、翊鴻、榮家以及實驗室的學弟妹們，感謝他們這段時間的陪伴與鼓勵，有了你們讓我感到實驗室時常充滿歡笑聲，使我更有動力邁向研究的動力，別忘了以後有空時候在一起打球及唱歌。

特別感謝心頤小姐在這些年來對我的關懷與扶持，謝謝她一路陪我走過漫長的求學生涯並陪我渡過重重難關，最後僅以此論文獻給我敬愛的母親以及家人，感謝他們在我一度迷失人生方向時扶持我繼續向前，支持與鼓勵我順利完成學業。

# Contents

|  |            |
|--|------------|
| <b>Abstract (Chinese)</b> .....                            | <b>i</b>   |
| <b>Abstract (English)</b> .....                            | <b>ii</b>  |
| <b>Achnowledgement</b> .....                               | <b>iii</b> |
| <b>Contents</b> .....                                      | <b>iv</b>  |
| <b>Figure Captions</b> .....                               | <b>v</b>   |
| <br>   |            |
| <b>Chapter 1 Introduction</b> .....                        | <b>1</b>   |
| 1-1 General Background.....                                | 1          |
| 1-2 Motivation.....  | 4          |
| 1-3 Thesis Organization.....                               | 5          |
| <br>   |            |
| <b>Chapter 2 Device Fabrication</b> .....                  | <b>11</b>  |
| <br>   |            |
| <b>Chapter 3 Results and Discussion</b> .....              | <b>20</b>  |
| 3-1 Summary of stacked a-Si/poly-Si gate structure.....    | 20         |
| 3-2 Summary of strain proximity free technique (SPFT)..... | 35         |
| 3-3 Summary of stacked a-Si gate structure with SPFT.....  | 54         |
| 3-4 Hot carrier reliability.....                           | 61         |
| <br>   |            |
| <b>Chapter 4 Summary and Conclusion</b> .....              | <b>73</b>  |
| <br>   |            |
| <b>Reference</b> .....                                     | <b>74</b>  |

# Figure captions

## Chapter1 Introduction

Fig. 1-1 Conduction-band structure of (a) bulk Si and (b) strained-Si.....7

Fig. 1-2 Valence band of (a) bulk Si and (b) Si under biaxial tension.....7

Fig. 1-3 Fabrication process for locally strained channel transistor.....8

Fig. 1-4 The cross sectional SEM images and stress distributions of nFET and pFET.....8

Fig. 1-5 (a)Schematic illustration of process flow of CMOSFET with DCL technique. (b)Stress simulation results (vertical strain  $\epsilon_y$ ) of nMOSFETs. ....9

Fig. 1-6 Voids in the dense poly regions .....10

Fig. 1-7  $S_{xx}$  distribution dependence on stress liner thickness.....10

## Chapter 2 Device Fabrication.....13

## Chapter 3 Results and Discussion

Fig. 3-1 Gate structure with different condition.....24

Fig. 3-2 C-V characteristics for different thickness of a-Si layer.....25

Fig. 3-3  $I_d$ - $V_g$  characteristics for different thickness of a-Si layer.....26

Fig. 3-4  $I_d$ - $V_g$  characteristics for different thickness of a-Si layer.....27

Fig. 3-5 Threshold voltage for different thickness of a-Si layer.....28

|   |    |
|---|----|
| Fig. 3-6 Threshold voltage for different thickness of a-Si layer.....                                   | 29 |
| Fig. 3-7 DIBL for a-Si layer with different channel length.....   | 30 |
| Fig. 3-8 Transconductance for different thickness of a-Si layer.....                                    | 31 |
| Fig. 3-9 Transconductance increase versus channel length with different thickness of a-Si layer.....    | 32 |
| Fig. 3-10 $I_d$ - $V_d$ characteristics for different thickness of a-Si layer.....                      | 33 |
| Fig. 3-11 Saturation current increase versus channel length with different thickness of a-Si layer..... | 34 |
| Fig. 3-12 Poly gate with SPFT and PAI_SPFT technique.....   | 39 |
| Fig. 3-13 C-V characteristics for SPFT and PAI_SPFT technique.....                                      | 40 |
| Fig. 3-14 $I_d$ - $V_g$ characteristics for SPFT and PAI_SPFT technique.....                            | 41 |
| Fig. 3-15 $I_d$ - $V_g$ characteristics for SPFT and PAI_SPFT technique.....                            | 42 |
| Fig. 3-16 Threshold voltage for SPFT and PAI_SPFT technique.....  | 43 |
| Fig. 3-17 Threshold voltage for SPFT and PAI_SPFT technique.....  | 44 |
| Fig. 3-18 DIBL for SPFT and PAI_SPFT technique.....   | 45 |
| Fig. 3-19 Transconductance for SPFT and PAI_SPFT technique.....   | 46 |
| Fig. 3-20 Stress–strain curve showing the elastic and plastic regimes....                               | 47 |
| Fig. 3-21 AFM image for Poly 2000 and Poly 2000_SPFT samples.....                                       | 48 |
| Fig. 3-22 SEM image for Poly 2000 and Poly 2000_SPFT samples.....                                       | 49 |
| Fig. 3-23 Transconductance increase versus channel length with SPFT and PAI_SPFT technique.....         | 51 |



|   |    |
|---|----|
| Fig. 3-24 $I_d$ - $V_d$ characteristics for SPFT and PAI_SPFT technique.....  | 52 |
| Fig. 3-25 Saturation current increase versus channel length with SPFT and PAI_SPFT technique.....   | 53 |
| Fig. 3-26 $I_d$ - $V_g$ and transconductance characteristics with SPFT and a-Si-700/poly1300_SPFT gate structure.....   | 56 |
| Fig. 3-27 Threshold voltage for SPFT and a-Si-700/poly1300_SPFT gate structure .....  | 57 |
| Fig. 3-28 Transconductance increase versus channel length with SPFT and a-Si-700/poly1300_SPFT gate structure.....  | 58 |
| Fig. 3-29 $I_d$ - $V_d$ characteristics for SPFT and a-Si-700/poly1300_SPFT techniques.....   | 59 |
| Fig. 3-30 Saturation current increase versus channel length with SPFT and a-Si-700/poly1300_SPFT gate structure.....  | 60 |
| Fig. 3-31 Schematic showing electron-hole pairs generation by impact ionization due to hot electrons.....   | 63 |
| Fig. 3-32 Substrate current versus gate voltage with the three splits in different channel lengths of 0.4, 0.7, 1.0 $\mu\text{m}$ .....                       | 64 |
| Fig. 3-33 Substrate current versus gate voltage with SPFT and a-Si-700/poly1300_SPFT splits in different channel lengths of 0.4, 0.7, 1.0 $\mu\text{m}$ ..... | 65 |
| Fig. 3-34 Hot carrier stress for the three splits at $V_{ds} = 3.5 \text{ V}$ & $V_g = I_{sub\_max}$ .....  | 66 |
| Fig. 3-36 Subthreshold and transconductance characteristics for the SPFT and PAI_SPFT samples before and after stress 5000 seconds.                           | 67 |
| Fig. 3-36 Channel hot carrier characteristics for SPFT and PAI_SPFT   |    |

samples.....68

Fig. 3-37 Channel hot carrier characteristics for SPFT and PAI\_SPFT samples.....69

Fig. 3-38 Before and after hot carrier stress 5000 seconds for the three splits at  $V_{ds} = 3.5v$  &  $V_g = I_{sub\_max}$  .....70

Fig. 3-39 Channel hot carrier characteristics for SPFT and a-Si-700/poly1300\_SPFT samples.....71

Fig. 3-40 Channel hot carrier characteristics for SPFT and a-Si-700/poly1300\_SPFT samples.....72




# Chapter 1

## Introduction


### 1-1 General Background

In order to realize higher speed, lower power and higher packing density metal oxide semiconductor field effect transistor (MOSFET) integrated circuit, the semiconductor device manufacturing process technique has already exceeded into nano-generation. As the devices gate length geometric scaling down, the short channel effect will be serious and increases the gate leakage current, and would also increase the Sub-threshold Swing (S.S) etc. To solve this problem, the higher dielectric constant (High-K) material [1-3] is used to replace traditional silicon dioxide to become MOSFET gate layer. By using high-k material as a dielectric layer, we can make thickness several times of silicon dioxide and make gate leakage current smaller. However, these high-k materials have many problems in traditional CMOS processes. Therefore, some possible solutions for solving CMOSFET scaling limits have been developed. The strain technique, for enhancements of electron- and hole-mobility, is the most popular one among these solutions. In brief, the strain technique is using manufacturing processes and materials to make stress in silicon channel. It has been reported that the carrier mobility in CMOS can be improved by using strain technology on the strain silicon [4-5].

Theoretical calculations indicate that Si strained in biaxial tension possesses higher mobility than bulk silicon [6-10]. The electron transport in strained Si will be explained following. For electron transport in bulk Si, the conduction band is comprised of six degenerate valleys, as shown in Fig. 1-1(a). For unstressed bulk Si, the total electron conductivity mass,  $m^*$ , is obtained by adding the contributions of degenerate six degenerate valleys and is given by  $m^* = [1/6 (2/m_l) + (4/m_t)]^{-1}$ , where  $m_l$  is the longitudinal mass =  $0.98 m_0$ , and  $m_t$  is the transverse mass =  $0.19 m_0$ . With the application of strain, the tensile strain in nMOSFETs induced the valence band splits into the four in-plane valleys ( $\Delta_4$ ) and the two out-of-plane valleys ( $\Delta_2$ ), as shown in Fig. 1-1(b). This causes electrons preferentially populate the  $\Delta_2$  band which is lower in energy. The electron mobility enhancement due to intervalley phonon scattering between the  $\Delta_2$  and  $\Delta_4$  valleys can be reduced and in-plane effect mass in the band can be reduced too. For holes, the valence-band structure of Si is more complex than the conduction-band. For unstrained Si at room temperature, holes occupy the top two bands, the heavy- and light-hole bands. With the application of strain, the hole effective mass becomes highly anisotropic due to band warping, and the energy levels become mixtures of the pure heavy, light, and split-off bands. In order to get higher hole-mobility, the biaxial tensile stress provides a low in-plane conductivity mass and reduces inter-band scattering, as shown in Fig. 1-2.




By using strain technology, many methods can be used to improve electron and hole mobility, such as Ge or SiGe epitaxy in channel [11-12], different substrate orientation (110) or (111) [13-15], and process induced strain [17-21]. For example, Si and Ge are miscible and lattice mismatch of about 4.2%, which can effectively provide strain in local channel region. When a thin film with a large constant ( $\text{Si}_{1-x}\text{Ge}_x$ ) grown on a substrate of silicon, the film retains the in-plane lattice constant of the substrate and is under a biaxially compressive strain. On the contrary, with epitaxy a Si thin film on Ge or  $\text{Si}_{1-x}\text{Ge}_x$  substrate [16], the film can get a biaxially tensile strain. Biaxial compressive strain substrate enhances hole-mobility, but degrades electron-mobility. Biaxial tensile strain to channel enhances electron and hole mobility. However, the cost of process, low thermal budget and some production problems still need to be solved appropriately.



Process induced strain has been used to produce uniaxial strain. Several approaches such as silicon nitride ( $\text{Si}_3\text{N}_4$ ) capping layer [17], shallow-trench isolation (STI) [18], silicidation processes [19], and embedded SiGe S/D [20] or SiC S/D [21] have been utilized to realize the local strain. Recently, stress memorization technique (SMT) has been reported to enhance electron-mobility on nMOSFETs and widely studied by different methods [22-24]. This process induced strain technique has been developed to use the polycrystalline silicon gate as a stressor to generate

tensile strain in the nMOSFETs silicon channel. Ota et al. reported significant strain-related nMOSFETs performance improvement from residual stress [25], as shown in Fig. 1-3. The strain process was executed after arsenic implantation at source/drain regions. This implantation step could change the polysilicon gate and S/D Si into amorphous silicon. Then, a tensile SiO<sub>2</sub> layer (PECVD) was deposited on the polysilicon gate and S/D regions. Wafers were then annealed the device at a high temperature and stripped the stressed film. The observed performance improvement of devices was attributed to the channel strain. The stress effect was found to be enhanced and memorized to affect the channel stress underneath the re-crystallization poly-Si gate. After removal of SiO<sub>2</sub> layer, the strain was memorized in place by the polysilicon re-crystallization process, as shown in Fig. 1-4. A new strain booster named as Dopant Confinement Layer technique (DCL) that is novel Stress Memorization Technique has been reported [26], which is added on the conventional CMOSFET structure, as shown in Fig. 1-5. Gate electrode is fabricated as follows: 1<sup>st</sup> Si deposition, implantation to pMOSFETs, implantation to nMOSFETs, 2<sup>nd</sup> Si deposition, and gate etching. After S/D regions were implanted, dopants were activated by using a spike annealing. After this process, a strong residual strain was added to the channel region at the same time.



## 1-2 Motivation

As the scaling of design rule such as poly-pitch is shrunk for high density logic circuits, mobility enhancement will be limited by stressor volume and process integration issues. One of the critical challenges in the integration of dual-stressed overlayers into a logic CMOS technology is the patterning and dedicated removal of the stressed material. Optimized layer stacks and dedicated etch processes have to be used to avoid patterning problems [27], as shown in Fig. 1-6. Another problem we meet is the longitudinal tensile stress will be limited as the stressor volume reaches its saturation point ( as shown in Fig. 1-7 ), and even caused the performance degradation [28]. In this work, we propose a novel strain proximity free technique (SPFT) to prevent the limitation of stressor volume for performance improvement in high density CMOS circuits. Stacked a-Si/poly-Si gate structure has been reported to enhance channel stress and electron mobility. We also demonstrated that the stacked gate structure with optimization of a-Si/poly-Si thickness can further improve the performance on nMOSFETs.

## 1-3 Thesis Organization

This dissertation is divided into four chapters as follows:

In chapter 1, a brief general background of strained Si devices is introduced to describe the various characteristics. Then we discuss recent studies in local strained

channel devices with stress memorization technique (SMT) and motivation of our study.

In chapter 2, we report the process strain proximity free technique (SPFT) and stacked *a*-Si/poly-Si gate structure for fabricating n-channel metal oxide semiconductor field effect transistors.

In chapter 3, we demonstrate the characteristics of strain proximity free technique devices and Si<sub>3</sub>N<sub>4</sub> capping layer. The improvement of electron mobility is turn out by elevating strain in the channel region. Moreover, we found that the strain dependence of mobility enhancement will become significant by using both SPFT and stack of *a*-Si gate structures. Then we discuss the important issue while we attempt to enhance carrier mobility by introducing strain in the channel region on device fabrication.

In chapter 4, we summary our experimental results and give a brief conclusion. Recommendations are also given for further study.






Fig. 1-1 Conduction-band structure of (a) bulk Si and (b) strained-Si.[10]




FIG. 1-2 Valence band of (a) bulk Si and (b) Si under biaxial tension.[10]




Fig. 1-3 Fabrication process for locally strained channel transistor.[25]




Fig. 1-4 The cross sectional SEM images and stress distributions of nFET and pFET. [25]




Fig. 1-5 (a) Schematic illustration of process flow of CMOSFET with DCL technique. [26]




Fig.1-5 (b) Stress simulation results (vertical strain  $\epsilon_{yy}$ ) of nMOSFETs. [26]




Fig. 1-6 Voids in the dense poly regions on STI can lead to shorts in the circuitry, when filled with tungsten contact material.[27]





Fig. 1-7 Sxx distribution dependence on stress liner thickness. Stress peak position goes up once gate space is filled and channel region stress is decreased rapidly.[28]


# Chapter2

## Device fabrication


The process flow is illustrated in (1) ~ (13). After  $\text{BF}_2$  implantation for p-well region, CVD  $\text{SiO}_2$  for oxidation enhanced diffusion (OED) in well drive-in process. Active region alignment followed pad oxide and  $\text{Si}_3\text{N}_4$  deposition. After  $\text{Si}_3\text{N}_4$  was etched,  $\text{BF}_2$  implantation for the stack of channel stopped. Then, field oxidation was carried out in the high temperature ambient for LOCOS isolation. Two sacrificial oxide deposition followed  $\text{Si}_3\text{N}_4$  removal process was executed to eliminate Kooi effect. Then, threshold voltage adjustment from arsenic implantation and phosphorus implantation was performed in order to anti-punch through. After RCA cleaning process, 25Å gate oxide was carried out in vertical furnace (800°C,  $\text{O}_2$  ambient). Amorphous silicon (a-Si 550 °C, 500-700Å) and in-situ doped  $\text{n}^+$  poly-Si were deposited in the same ambient followed by gate oxide. The total thickness of poly-gate for all samples is 2000Å. The process flow of SPET is included by high tensile stressor deposition ( $\text{Si}_3\text{N}_4$  1500Å), rapid thermal annealing 1050 °C and remove  $\text{Si}_3\text{N}_4$ . Then, poly-Si and a-Si etch followed gate alignment process. After sidewall polymer removal, source/drain extension implantation, sidewall spacer and S/D (As, 15keV,  $5 \times 10^{15}$ ) formation are processed. Rapid thermal annealing was carried out in nitrogen ambient at 1050 °C for 10 seconds followed  $\text{p}^+$ -substrate implantation

(BF<sub>2</sub>, 50 keV, 2.5E15). Thermal CVD Si<sub>3</sub>N<sub>4</sub> layer (at 780 °C) with 1000 Å was directly on all the transistor and followed by TEOS (at 700 °C, 4000 Å) deposition. After contact alignment, TEOS and Si<sub>3</sub>N<sub>4</sub> etch were carried out in the same system. This step is the key to this experiment. First, we used the dry etching process to remove the upper TEOS and dipped in BOE solution to confirm that the remnant TEOS was completely removed. Then, we used another recipe to etch the lower Si<sub>3</sub>N<sub>4</sub> layer in the same system. In order to protect the Si surface without plasma etching damage, Si<sub>3</sub>N<sub>4</sub> layer was etched in two-step. We calculated the Si<sub>3</sub>N<sub>4</sub> etching rate and kept 200 Å after dry etching process. Then, we used H<sub>3</sub>PO<sub>4</sub> wet etch solution over-etching (20%) to confirm the contact hole without the residual SiN layer. After this processes, four-level metallization (Ti/TiN/Al/TiN) were carried out in PVD system and final alignment was followed this step. Etching metal process, annealing in a H<sub>2</sub> / N<sub>2</sub> ambient at 400 °C for 30 minutes was performed in order to mend dangling bonds and reduce interface state density in oxide/Si interface.







(1) P-well implant (S:BF<sub>2</sub> / E:70keV / D:1.2E13 ) and APCVD SiO<sub>2</sub> for well drive in.



(2) Active region alignment after pad oxide and nitride deposition.




(3)  $\text{Si}_3\text{N}_4$  etch.




(4) Field oxide grow 5500Å with 980°C and channel stop implant (S: $\text{BF}_2$  / E:120keV / D: $4 \times 10^{13}$  ).







(5) Sac. Oxide (wet oxide 925 °C 300Å) for eliminating Whit Ribbon effect.



(6) Nitride remove, Vt implant (S:BF<sub>2</sub> / E:80kev / D:1E13 ) and P-APT implant (S:B / E:45kev /D:4E12 ).




(7)  $\text{SiO}_2$  (25Å), gate deposition (split: poly-2000Å / a-Si-500Å + poly-1500Å / a-Si-700Å + poly-1300Å).




(8) Split for SPFT process: Poly Amorphization Implant (S:As / E:10kev / D:1E15) +  $\text{Si}_3\text{N}_4$  1500Å + RTA 1050°C.


(9)




(9) Remove  $\text{Si}_3\text{N}_4$




(10) Spacer and LDD implant (S:As / E:10kev / D:1E15).



(11) S/D implant (S:As / E:15keV / D:5E15), RTA anneal (1050°C 10sec).



(12) Contact Etch Stop Layer (LP Si<sub>3</sub>N<sub>4</sub> 1000Å).



(13) Passivation deposit ( TEOS 4000Å ) and four-level metallization.


# Chapter 3

## Results and Discussion

### 3-1 Summary of stacked a-Si/poly-Si gate structure

In this section, we would introduce the strain effect of the stack of a-Si and poly-Si gate structure. nMOSFETs with three different structures has been fabricated as shown in Table I and Fig. 3-1. In Fig 3-2 illustrates a measured C-V profile with different gate structures with fixed thickness of Si<sub>3</sub>N<sub>4</sub> capping layer (CESL 1000Å). The accumulation capacitances in long channel devices (100 μm) are almost the same as that of the conventional devices and the EOT is about 26.5Å. The dependence of Id-Vg characteristics was measured at Vd = 0.1V on different thickness of amorphous (a-Si) layer are shown in Fig. 3-3. The dependence of Id-Vg characteristics is measured at Vd = 1V on different thickness of a-Si layer is shown in Fig. 3-4. The improvement of current (linear curve) drivability is in proportion to thickness of a-Si and would not decrease Ioff current in all samples. Fig. 3-5 and Fig. 3-6 show the threshold voltages (measured at Vd = 0.1V or Vd = 1V) of the device with a-Si layers of different thicknesses. The threshold voltage is proportional to the thickness of a-Si layer. The a-Si stack layers increasing that Vth is small than control sample. We conjecture this is related to the bandgap narrowing effect caused by the channel strain [39]. Fig 3-7 indicates there are no significant differences of DIBL (Drain Induced

Barrier Lowering) effect among all samples. Fig. 3-8 shows the transconductance ( $G_m$ ) increases with the increase of thickness of a-Si layer. The a-Si-700/poly-Si sample can improve 14.5% compare to control sample in the channel length at  $0.4\mu\text{m}$ . This result implies that the strain dependence on mobility enhancement by stack of a-Si gate structure. The mechanism of the stress elevation could be as follows: before the dopant activation process, the stacked gate is in amorphous phase due to the bottom a-Si and high dose implantation of arsenic on top of poly-Si. The recrystallization of amorphous region during the rapid thermal annealing step leads to the shrinkage of total thickness of stacked a-Si gate [29] and results in the residual compressive stress. Therefore, the compressive stress in the stacked gate provides additional high-tensile strain to the channel region. Fig. 3-9 represents the a-Si-500/poly-Si and a-Si-700/poly-Si samples compare to the control sample Poly-2000 that the  $G_m$  enhancement percentage with different channel length. We can see that the  $G_m$  enhancement reaches 8 ~ 12% at the channel length between  $1\mu\text{m}$  to  $0.4\mu\text{m}$  in the a-Si-500/poly-Si sample. For the a-Si-700/poly-Si split, it is seen that the  $G_m$  enhancement reaches 14 ~ 17.5%. The dependence of output characteristics on different thickness of a-Si layer is shown in Fig. 3-10. The drain current of nMOSFETs with a-Si-700/poly-Si showed 12% and a-Si-500/poly-Si shows 6% increased compare to the poly-Si at a channel length of  $0.4\mu\text{m}$ . Fig. 3-11 represents




a-Si-700/poly-Si sample that the drive current enhancement reaches 10~15% and a-Si-500/poly-Si enhancement reaches 5~9% compared to the control sample at the channel length between 1  $\mu\text{m}$  to 0.4  $\mu\text{m}$ . It is very interesting since the improvement of current drivability and  $G_m$  increase as thickness on a-Si layer is increased. This may be due to the thicker a-Si layer when re-crystallization during rapid thermal annealing provides more residual tensile strain than thin a-Si layer in the channel region.






| <b>Si<sub>3</sub>N<sub>4</sub>-capping layer</b> | <b>Si<sub>3</sub>N<sub>4</sub> 1000Å</b> |
|--|--|
| <b>Gate structure</b>                            |  |
| <b>Poly-2000</b>                                 | <b>V</b>                                 |
| <b>a-Si-500/Poly-1500</b>                        | <b>V</b>                                 |
| <b>a-Si-700/Poly-1300</b>                        | <b>V</b>                                 |


Table. I Gate structure with fixed Si<sub>3</sub>N<sub>4</sub> for local strained channel devices.



(a) Poly 2000



(b) a-Si-500/Poly1500



(c) a-Si-700/Poly1300.




Fig. 3-1 Gate structure with different condition (a) Poly 2000 (b) a-Si-500/Poly1500 (c) a-Si-700/Poly1300.

W/L= 100/100  $\mu$  m




Fig. 3-2 C-V characteristics for different thickness of a-Si layer.

$I_d$ - $V_g$  (measured at  $V_d = 0.1$  V) for length =  $0.4 \mu\text{m}$




Fig. 3-3  $I_d$ - $V_g$  characteristics for different thickness of a-Si layer.

$I_d$ - $V_g$  (measured at  $V_d = 1$  V) for length =  $0.4 \mu\text{m}$




Fig. 3-4  $I_d$ - $V_g$  characteristics for different thickness of a-Si layer.

$V_t$  (lin) measured at  $V_d = 0.1$  V




Fig. 3-5 Threshold voltage for different thickness of a-Si layer.

$V_t$  (sat) measured at  $V_d = 1$  V




Fig. 3-6 Threshold voltage for different thickness of a-Si layer.

### Drain Induced Barrier Lowering




Fig. 3-7 DIBL for a-Si layer with different channel length.



a-Si split+Si<sub>3</sub>N<sub>4</sub>-1000--Gm,length-0.4 μ m




Fig. 3-8 Transconductance for different thickness of a-Si layer.

$$\Delta Gm / Gm_{, \text{control\_Poly 2000}}(\%)$$




Fig. 3-9 Transconductance increase versus channel length with different thickness of a-Si layer.

a-Si split+Si<sub>3</sub>N<sub>4</sub>-1000—I<sub>d</sub>-V<sub>d</sub>,length-0.4 μ m




Fig. 3-10  $I_d$ - $V_d$  characteristics for different thickness of a-Si layer.

$$\Delta I_D / I_{D,control\_Poly\ 2000} (\%)$$





Fig. 3-11 Saturation current increase versus channel length with different thickness of a-Si layer. The saturation current was defined at  $V_G - V_{th} = 1.5$  V and  $V_{DS} = 2.5$  V.


## Chapter 3-2 Summary of strain proximity free technique ( SPFT )

Now, we would describe the strain effect by using Strain Proximity Free Technique (SPFT). The poly-Si gate with two different technique of the SPFT (Strain Proximity Free Technique) and PAI (Poly Amorphous Implantation) with fixed thickness of  $\text{Si}_3\text{N}_4$  capping layer has been fabricated as shown in Table II and Fig3-12. Fig 3-13 illustrates measured C-V profile that the accumulation capacitance in long channel devices (100  $\mu\text{m}$ ) is almost the same as that of the conventional devices and the EOT is about 26.5  $\text{\AA}$ . The dependence of Id-Vg characteristics with  $V_d = 0.1\text{V}$  with different technique of poly gate is shown in Fig. 3-14. The dependence of Id-Vg characteristics was measured at  $V_d = 1\text{V}$  on different technique of poly gate is shown in Fig. 3-15. The improvement of current (linear curve) drivability by using SPFT and PAI\_SPFT technique was enhanced. In Fig. 3-16 and Fig. 3-17 show the threshold voltages were measured at  $V_d = 0.1\text{V}$  and  $V_d = 1\text{V}$  with different techniques. It found the threshold voltage has slight roll-off characteristics among the devices and the control sample describes a pronounced reverse short channel effect (RSCE). By using SPFT and PAI\_SPFT technique, the  $V_{th}$  are smaller than control sample. This is related to the bandgap narrowing effect caused by the channel strain. Fig 3-18 indicates there are no significant differences of DIBL (Drain Induced Barrier Lowering) effect among all samples. Fig. 3-19 shows the  $G_m$  increases with the SPFT and


PAI\_SPFT technique. The SPFT sample improves 19% and the PAI\_SPFT sample improves 21% compare to control sample in the channel length as 0.35  $\mu\text{m}$ . A simple model is presented to explain the mechanism of PAI\_SPFT technique. As in Ref. [30-31], it was reported that the vertical compressive stress is the major part of stress in SMT process. However, SPFT process and conventional SMT technique are different as the implant process. From the report [28] that it is very interesting in SMT2 sample which was fabricated with high temperature stress memorization during the final RTA-requires differential process, but not necessarily S/D amorphization. It found the SMT2 sample in NMOS saturated drive current improve 20%. The SMT2 sample process is similar to the SPFT technique. We advance simple model to explain the mechanism of SPFT technique. The polysilicon film is a temperature dependent elastic-plastic material [31]. When increasing temperature the polysilicon is elastic upto the yielding point and then is plastic beyond the yielding point [32]. The polysilicon in plastic region will cause residual strain and deformation, as showed in Fig. 3-20. During the RTA process, the changes in the poly silicon film microstructure re-crystallization and grain change can account for some of the stress variation [33-34]. In our sample the poly-silicon grain size with SPET process and without SPFT is compared by AFM and SEM in Fig. 3-21 and Fig. 3-22. Mean grain size for poly silicon without SPFT is 94nm, while the size with SPET becomes smaller down



to 72nm. There is possibility that grain size changes during SPET process may induce tensile stress memorization phenomena in the channel region [35]. It will provide a high vertical compressive strain on poly-Si after RTA process and a residual strain will be induced in poly-Si. This mechanism could be explained the stress elevation by using SPFT to enhance electron mobility. In Fig. 3-23, as the gate length is scaling the percentage increase of Gm with the SPFT and PAI\_SPFT samples compared to the control sample. Fig. 3-24 shows the drain current enhancement reaches 13% in the SPFT samples and 15% in the PAI\_SPFT samples compare to the control samples at a channel length of 0.35  $\mu\text{m}$ . As the gate length is scaling the percentage increase of drive current of the SPFT and PAI\_SPFT samples compared to the controls sample in Fig. 3-25.



| <b>split</b><br><b>Gate structure</b> | <b>PAI</b><br><b>(S:As / E:10kev</b><br><b>/ D:1E15)</b> | <b>Si<sub>3</sub>N<sub>4</sub></b><br><b>(1500 Å)</b> | <b>RTA</b><br><b>(1050°C)</b> | <b>Remove</b><br><b>Si<sub>3</sub>N<sub>4</sub></b> |
|---------------------------------------|--|---|-------------------------------|---|
| <b>Poly 2000</b>                      |  |   |                               |   |
| <b>Poly 2000</b>                      |  | <b>V</b>  | <b>V</b>                      | <b>V</b>  |
| <b>Poly 2000</b>                      | <b>V</b>   | <b>V</b>  | <b>V</b>                      | <b>V</b>  |



**SPFT process**

Table. II Poly gate with SPFT and PAI\_SPFT technique.








Fig. 3-12 Poly gate with SPFT and PAI\_SPFT technique (a) Poly 2000 (b) Poly 2000+Si<sub>3</sub>N<sub>4</sub>+RTA (c) Poly 2000+PAI+Si<sub>3</sub>N<sub>4</sub>+RTA (d) process flow

W/L= 100/100  $\mu$  m




Fig. 3-13 C-V characteristics for SPFT and PA1\_SPFT technique.

$I_d$ - $V_g$  (measured at  $V_d=0.1$  V) for length =  $0.35 \mu\text{m}$




Fig. 3-14  $I_d$ - $V_g$  characteristics for SPFT and PAI\_SPFT technique.

$I_d$ - $V_g$  (measured at  $V_d=1$  V) for length= $0.35 \mu\text{m}$




Fig. 3-15  $I_d$ - $V_g$  characteristics for SPFT and PAI\_SPFT technique.

$V_t$  (lin) measured at  $V_d=0.1$  V




Fig. 3-16 Threshold voltage for SPFT and PAI\_SPFT technique.

$V_t$  (sat) measured at  $V_d=1$  V






Fig. 3-17 Threshold voltage for SPFT and PAI\_SPFT technique.


$L/W = 0.35 \mu\text{m}/10 \mu\text{m}$




(a) Poly 2000



(b) Poly 2000\_SPFT



(c) Poly 2000\_PAISPT



(d) DIBL for SPFT and PAI\_SPFT.

Fig. 3-18 DIBL for SPFT and PAI\_SPFT technique.

$L/W = 0.35 \mu\text{m}/10 \mu\text{m}$




Fig. 3-19 Transconductance for SPFT and PA1\_SPFT technique.










Fig. 3-20 Stress–strain curve showing the elastic and plastic regimes.[32]




(a) AFM image for Poly 2000 sample.

(b) 3-D AFM image for Poly 2000 sample.




(c) AFM image for Poly 2000\_SPFT sample (d) 3-D AFM image for Poly 2000\_SPFT sample.

Fig. 3-21 AFM image for Poly 2000 sample and Poly 2000\_SPFT sample. Poly 2000 sample mean grain size is 94 nm and Poly 2000\_SPFT sample mean grain size is 72 nm.



(a) SEM image for Poly 2000 sample.



(b) SEM image for Poly 2000\_SPFTsample.

Fig. 3-22 SEM image for Poly 2000 and Poly 2000\_SPFT samples. The grain size is between 77 nm and 106 nm in Poly 2000 sample and grain size is between 64 nm and 79 nm in Poly 2000\_SPFT sample.

$$\Delta G_m / G_{m, \text{control\_Poly 2000}} (\%)$$




Fig. 3-23 Transconductance increase versus channel length with SPFT and PAISPT technique.

Poly 2000 split\_Si<sub>3</sub>N<sub>4</sub>-1000—I<sub>d</sub>-V<sub>d</sub>,length-0.35 μ m




Fig. 3-24  $I_d$ - $V_d$  characteristics for SPFT and PAISPT technique.

$$\Delta I_D / I_{D,control\_Poly\ 2000} (\%)$$





Fig. 3-25 Saturation current increase versus channel length with SPFT and PAISPFET technique. The saturation current was defined at  $V_G - V_{th} = 1.5$  V and  $V_{DS} = 2.5$  V.

### Chapter 3-3 Summary of stacked a-Si gate structure with SPFT

In this section we would describe the local strained technique by using stacked a-Si gate structure with SPFT. The dependence of  $I_d$ - $V_g$  and transconductance characteristics with SPFT and a-Si-700/poly1300\_SPFT gate structure technique are shown in Fig. 3-26. It found that the SPFT can further increase  $G_m$  16% compare to the control sample. Moreover, the  $G_m$  increases 23% could be achieved when a-Si-700/poly1300\_SPFT gate structure. The mechanism of the stress enhancement in stacked a-Si-700/poly1300 gate could be as follows: the re-crystallization of amorphous region during SPFT process leads to shrinkage of total thickness of stacked a-Si/poly-Si gate and results in the residual tensile strain to channel. The stacked gate structure with optimization of a-Si/poly-Si thickness will provide more vertical compressive stress and longitudinal tensile stress into channel region. By using SPFT process and a-Si-700/poly1300\_SPFT gate structure that the  $V_{th}$  is small than the control sample, as showed in Fig. 3-27. The shift of  $V_{th}$  may cause to the bandgap narrowing effect caused by the channel strain. In Fig. 3-28, as the gate length is scaling the percentage increase of transconductance of the SPFT and a-Si-700/poly1300\_SPFT gate structure compared to the control sample. Fig. 3-29 shows the drain current enhancement reaches 11% in the SPFT and 16% in a-Si-700/poly1300\_SPFT samples compare to the control sample at a channel length





of 0.4  $\mu\text{m}$ . As the gate length is scaling the percentage increase of drive current of the SPFT and a-Si-700/poly1300\_SPFT gate structure samples compared to the control sample in Fig. 3-30.



$I_d$ - $V_g$  (measured at  $V_d=0.1$  V) for length= $0.4 \mu\text{m}$




Fig. 3-26  $I_d$ - $V_g$  and transconductance characteristics with SPFT and a-Si-700/poly1300\_SPFT gate structure.

$V_t$  (linear) measured at  $V_d=0.1$  V




Fig. 3-27 Threshold voltage for SPFT and a-Si-700/poly1300\_SPFT gate structure .

$$\Delta G_m / G_{m, \text{control\_Poly 2000}}(\%)$$




Fig. 3-28 Transconductance increase versus channel length with SPFT and a-Si-700/poly1300\_SPFT gate structure.

Gate split  $\text{Si}_3\text{N}_4$ -1000— $I_d$ - $V_d$ , length- $0.4 \mu\text{m}$




Fig. 3-29  $I_d$ - $V_d$  characteristics for SPFT and a-Si-700/poly1300\_SPFT gate structure.

$$\Delta I_D / I_{D,control\_Poly\ 2000} (\%)$$





Fig. 3-30 Saturation current increase versus channel length with SPFT and a-Si-700/poly1300 \_ SPFT gate structure. The saturation current was defined at  $V_G - V_{th} = 1.5$  V and  $V_{DS} = 2.5$  V.

### 3-4 Hot carrier reliability

One of the serious reliability problems posed by continued shrinking of MOSFETs into the submicron regime is the hot-carrier effect. If device channel length in scaling and the power-supply voltage remains constant, the internal lateral electric field is increasing so much. This would cause the inversion layer charge acquire energy (or a high effective temperature, thus called hot carriers) enough to impact ionization that generates electron-hole pairs in silicon (as shown in Fig. 3-31), and leads to a number of harmful devices phenomena. The most important hot carrier effect is the damage inflicted to the gate oxide and Si/SiO<sub>2</sub> interface. This causes a time dependent degradation of various MOSFET characteristics, for example, threshold voltage, linear region transconductance, subthreshold slope (swing), and saturation current.

The substrate current of the SPFT and PAI\_SPFT samples with various channel lengths are shown in Fig. 3-32. It significant seen the SPFT sample substrate current is much larger than the control sample with reducing channel length. And PAI\_SPFT sample substrate current has slightly larger than SPFT sample at the same channel length. In Fig. 3-33, the a-Si-700/poly1300\_SPFT sample substrate current is larger than the other splits with reducing channel. The results indicates that the channel strain enhance mobility and impact ionization rate [36-37]. An empirical expression for substrate current is  $I_{sub} \propto \exp(-\varphi_i / q \lambda E)$ , where  $\lambda$  is the mean-free path of electrons and E is the electric field.  $\varphi_i$  is the minimum energy for impact ionization,

which is shown to be about the magnitude of the bandgap [38-39]. Therefore, the bandgap narrowing will act on substrate current. In Fig. 3-34 shown the substrate current with three splits of samples at  $V_{ds} = 3.5$  V and channel length is 0.35 $\mu$ m. The devices were stressed at  $V_{ds} = 3.5$  V and  $V_{GS}$  at maximum substrate current. The  $I_d$ - $V_g$  and transconductance characteristics with three samples at  $V_{ds}=0.1$  V were measured before and after stress 5000 seconds as shown in Fig. 3-35. The stress degradation caused by the hot electrons. We found that the shift of threshold voltage ( $\Delta V_{th}$ ) and degraded peak transconductance ( $\Delta G_m$ ) are slightly higher in SPFT sample as a function of the stress time. This result is attributed by improving drain current and induced higher substrate current, as shown in the inset in Fig. 3-36 and Fig. 3-37. In Fig. 3-38 shown the substrate current with another three splits, hot carrier were stressed at  $V_{ds} = 3.5$  V and  $V_{GS}$  at  $I_{sub \text{ max}}$ , the  $I_d$ - $V_g$  and transconductance characteristics were measured at  $V_{ds} = 0.1$ V before and after stress 5000 seconds. We found that the shift of threshold voltage ( $\Delta V_{th}$ ) higher in SPFT sample as a function of the stress time (shown in Fig. 3-39). But degraded peak transconductance ( $\Delta G_m$ ) higher in a-Si-700/poly1300 \_ SPFT sample as shown in Fig. 3-40.








Fig. 3-31 Schematic showing electron-hole pairs generation by impact ionization due to hot electrons.




Fig. 3-32 Substrate current versus gate voltage with the three splits in different channel lengths of 0.4, 0.7, 1.0 μm.







Fig. 3-33 Substrate current versus gate voltage with SPFT and a-Si/poly1000\_SPFT splits in different channel lengths of 0.4, 0.7, 1.0  $\mu\text{m}$ .




(a) Substrate current



(b) Before and after 5000s hot electron stress for the control sample.



(c) Before and after 5000s hot electron stress for the SPFT sample.



(d) Before and after stress 5000s stress hot electron stress for the PA1\_SPFT sample.

Fig. 3-34 Hot carrier stress for the three splits at  $V_{ds}=3.5v$  &  $V_g=I_{sub\_max}$ .




Fig. 3-35 Subthreshold and transconductance characteristics for the SPFT and PAI\_SPFT samples before and after stress 5000 sec.




Fig. 3-36 Channel hot carrier characteristics for SPFT and PAI\_SPFT samples.







Fig. 3-37 Channel hot carrier characteristics for SPFT and PAI\_SPFT samples.




(a)



(b)



(c)



(d)

Fig. 3-38 Before and after hot carrier stress 5000 sec for the three splits at  $V_{ds}=3.5\text{v}$  &  $V_g=I_{sub\_max}$ . (a) Substrate current (b) Poly 2000 sample (c) Poly 2000\_SPFT sample (d) a-Si-700/poly1300\_SPFT sample.






Fig. 3-39 Channel hot carrier characteristics for SPFT and a-Si-700/poly1300 \_ SPFT samples.





Fig. 3-40 Channel hot carrier characteristics for SPFT and a-Si-700/poly1300 \_ SPFT samples.

## Summary and Conclusion

In summary, we have proposed strain proximity free technique (SPFT) in nMOSFETs, it could be solve etch processes problems with dense structure in logic CMOS circuit. We found that the transconductance ( $G_M$ ) exhibits an 16% increase and drain current improve 10% at channel length  $0.4 \mu\text{m}$  of nMOSFETs with SPFT and the hot carrier stress would not serious damage. A multiple strain-gate engineering that utilizes the SPFT and a stacked a-Si/poly-Si gate structure. The  $G_M$  and current drivability could be improved by controlling the SPFT process and the thickness of stacked gate structure. Without the limitation of stressor volume in high density CMOS circuits, we believe this scheme, by using both SPFT and stacked a-Si/poly-Si gate structure will provide us a guide line to keep continuous improvement in future CMOS technology.



## References:

- [1] B. W. Bush, O. Pluchery, Y. J. Chabal, D. A. Muller, R. L. Opila, K. J. Raynien, and E. Garfunkel, "Materials characterization of alternative gate dielectrics," *MRS bulletin (MRS bull.)*, pp. 206-211, 2002.
- [2] C. S. Lai, W. C. Wu, T. S. Chao, J. H. Chen, J. C. Wang, L. L. Tay, and N. Rowell, "Suppression of Interfacial Reaction for HfO<sub>2</sub> on Silicon by Pre-CF<sub>4</sub> Plasma Treatment," *Appl. Phys. Lett.*, vol.89, p. 072904, 2006.
- [3] S. W. Hung, and J. G. Hwu, "Lateral Nonuniformity of Effective Oxide Charges in MOS Capacitors with Al<sub>2</sub>O<sub>3</sub> Gate Dielectrics," *IEEE Trans. Electron Devices*, vol. 53, pp. 1608-1614, 2006.
- [4] R. People, "Physics and applications of Ge<sub>x</sub>Si<sub>1-x</sub>/Si strained layer heterostructure," *IEEE J. Quantum Electron*, vol. 22, pp. 1696–1710, Sept. 1986.
- [5] J. J. Welser, J. L. Hoyt, and J. F. Gibbons, "Electron mobility enhancement in strained-Si n-type metal-oxide-semiconductor field-effect transistors," *IEEE Electron Device Lett.*, vol. 15, pp. 100–102, Mar. 1994.
- [6] J. Welser, J. L. Hoyt, S. Takagi, and J. F. Gibbons, "Strain dependence of the performance enhancement in strained-Si n-MOSFETs," *IEDM Tech. Dig*, 1994, pp. 373–376.
- [7] M. V. Fischetti and S. E. Laux, "Band structure, deformation potentials, and carrier mobility in strained-Si, Ge, and SiGe alloys," *J. Appl. Phys.* vol. 80, no. 4, pp. 2234–2252, 1996.
- [8] D. K. Nayak, K. Goto, A. Yutani, J. Murota, and Y. Shiraki, "High-Mobility Strained-Si PMOSFETs," *IEEE Trans. Electron Devices*, Vol. 43, pp. 1709-1716, Oct. 1996.
- [9] T. Manku and A. Nathan, "Energy band structure for strained p-type Si<sub>1-x</sub>Ge<sub>x</sub>," *Phys. Rev. B, Condens. Matter*, vol. 43, no. 15, pp. 12634–12637, May 15, 1991.
- [10] M. L. Lee, E. A. Fitzgerald, M. T. Bulsara, M. T. Currie, and A. Lochtefeld, "Strained Si, SiGe, and Ge channels for high-mobility metal oxide semiconductor field effect transistors," *J. Appl. Phys.*, 2005.
- [11] D. K. Nayak and S. K. Chun, "Low-field hole mobility of strained Si on (100) Si<sub>1-x</sub>Ge<sub>x</sub> substrate," *Appl. Phys. Lett.*, vol. 64, pp. 2514–2516, Jan. 1994.
- [12] C. Zhi-Yuan, M.T. Currie, C.W. Leitz, G. Taraschi, E.A. Fitzgerald, J.L. Hoyt, and D.A. Antoniadis, "Electron mobility enhancement in strained-Si n-MOSFETs fabricated on SiGe-on-insulator (SGOI) substrates," *IEEE Electron Device Lett.*, vol. 22, pp. 321–323, July 2001.
- [13] J. R. Hwang, J. H. Ho, Y. C. Liu, J. J. Shen, W. J. Chen, D. F. Chen, W. S. Liao, Y. S. Hsieh, W. M. Lin, C. H. Hsu, H. S. Lin, M. F. Lu, A. Kuo, S. H. Lu,

- H. Tang, D. Chen, W.T. Shiau, K.Y. Liao, and S.W. Sun, "Symmetrical 45 nm PMOS on (110) substrate with excellent S/D extension distribution and mobility enhancement," *Symp. VLSI Tech. Dig.*, 2004, pp. 90–91.
- [14] F. Shimura, *Semiconductor Silicon Crystal Technology*. San Diego, CA: Academic, 1989, p. 47.
- [15] H. S. Momose, T. Ohguro, S. Nakamura, Y. Toyoshima, H. Ishiuchi, and H. Iwai, "Ultrathin gate oxide CMOS on (111) surface-oriented Si substrate," *IEEE Trans. Electron Devices*, vol. 49, pp. 1597-1605, 2002.
- [16] D. J. Paul, "Si/SiGe heterostructures: From material and physics to devices and circuits," *Semicond. Sci. Technol.*, vol. 19, pp. R75-R108, 2004.
- [17] A. Shimizu, K. Hachimine, N. Ohki, H. Ohta, M. Koguchi, Y. Nonaka, H. Sato, F. Ootsuka, "Local mechanical-stress control (LMC): A new technique for CMOS-performance enhancement," *IEDM Tech Dig.*, 2001, pp. 433-436.
- [18] G. Scott, J. Lutze, M. Rubin, F. Nouri, and M. Manley, "NMOS drive current reduction caused by transistor layout and trench isolation induced stress," *IEDM Tech. Dig.*, 1999, pp. 827-830.
- [19] A. Steegen, M. Stucchi, A. Lauwers, and K. Maex, "Silicide induced pattern density and orientation dependent transconductance in MOS transistors," *IEDM Tech. Dig.*, 1999, pp. 497-500.
- [20] T. Ghani, M. Armstrong, C. Auth, M. Bost, P. Charvat, et al., "A 90nm High Volume Manufacturing Logic Technology Featuring Novel 45nm Gate Length Strained Silicon CMOS Transistors," *IEDM Tech. Dig.*, 2003, pp. 978-980.
- [21] K. W. Ang; King-Jien Chui; Bliznetsov, Y. Wang; Lai-Yin Wong; Chih-Hang Tung; N. Balasubramanian, M. F. Li; Ganesh Samudra, and Yee-Chia Yeo., "Thin body silicon-on-insulator N-MOSFET with silicon- carbon source/drain regions for performance enhancement," *IEDM Tech. Dig.*, 2005, pp. 497-500.
- [22] C. H. Chen, T. L. Lee, T. H. Hou, C. L. Chen, C. C. Chen, J. W. Hsu, K. L. Cheng, Y. H. Chiu, H. J. Tao, Y. Jin, C. H. Diaz, S. C. Chen, and M. S. Liang, "Stress memorization technique (SMT) by selectivity strained-nitride capping for sub-65nm high performance strained-Si device application," *Symp. VLSI Tech. Dig.*, 2004, pp. 56-57.
- [23] A. Wei, M. Wiatr, A. Mowry, A. Gehring, R. Boschke, C. Scott, J. Hoentschel, S. Duenkel, M. Gerhardt, T. Feudel, M. Lenski, F. Wirbeleit, R. Otterbach, R. Callahan, G. Koerner, N. Krumm, D. Greenlaw, M. Raab, and M. Horstmann, "Multiple Stress Memorization In Advanced SOI CMOS Technologies," *Symp. VLSI Tech. Dig.*, 2007, pp. 216-217.
- [24] A. Eiho, T. Sanuki, E. Morifuji, T. Iwamoto, G. Sudo, K. Fukasaku, K. Ota, T.

- Sawada, O. Fuji, H. Nii, M. Togo, K. Ohno, K. Yoshida, H. Tsuda, T. Ito, Y. Shiozaki, N. Fuji, H. Yamazaki, M. Nakazawa, S. Iwasa, S. Muramatsu, K. Nagaoka, M. Iwai, M. Ikeda, M. Saito, H. Naruse, Y. Enomoto, Kitano, S. Yamada, K. Imai, N. Nagashima, T. Kuwata, F. Matsuoka, "Management of Power and Performance with Stress Memorization Technique for 45nm CMOS," *Symp. VLSI Tech. Dig.*, 2007, pp. 218-219.
- [25] K. Ota, K. Sugihara, H. Sayama, T. Uchida, H. Oda, T. Eimori, H. Morimoto, and Y. Inoue, "Novel Locally Strained Channel Technique for High Performance 55nm CMOS," *IEDM Tech. Dig.*, 2002, pp. 27-30.
- [26] H. Ohta, N. Tamura, H. Fukutome, M. Tajima, K. Okabe, A. Hatada, K. Ikeda, K. Ohkoshi, T. Mori, K. Sukegawa, S. Satoh, and T. Sugii, "High performance Sub-40 nm Bulk COMS with Dopant Confinement Layer (DCL) technique as a Strain Booster," *IEDM Tech. Dig.*, 2007, pp. 289-292.
- [27] A. Oishi, O. Fujii, T. Yokoyama, K. Ota, T. Sanuki, H. Inokuma, K. Eda, T. Idaka, H. Miyajima, S. Iwasa, H. Yamasaki, K. Oouchi, K. Matsuo, H. Nagano, T. Komoda, Y. Okayama, T. Matsumoto, K. Fukasaku, T. Shimizu, K. Miyano, T. Suzuki, K. Yahashi, A. Horiuchi, Y. Takegawa, K. Saki, S. Mori, K. Ohno, I. Mizushima, M. Saito, M. Iwai, S. Yamada, N. Nagashima and F. Matsuoka, "High performance CMOSFET Technology for 45nm Generation and Scalability of Stress-Induced Mobility Enhancement Technique" *IEDM Tech. Dig.*, 2005, pp. 229-232.
- [28] M. Wiatr, Th. Feudel, A. Wei, A. Mowry, R. Boschke, P. Javorcka, A. Gehring, T. Kammler, M. Lenski, K. Frohberg, R. Richter, M. Horstmann, and D. Greenlaw, "Review on Process-Induced Strain Techniques For Advanced Logic Technologies," *Advanced Thermal Processing of Semiconductors, RTP 2007. 15th International Conference on*, 2007, pp. 19-29.
- [29] T. Yi Lu and T. S. Chao, "Mobility Enhancement in Local Strain Channel nMOSFETs by Stacked a-Si/Poly-Si Gate and Capping Nitride," *Electron Device Letters*, 2005, pp. 267-269.
- [30] P. Morin, C. Ortolland, E. Mastromatteo, Ca. Chaton, F. Arnaud, "Mechanisms of stress generation within a polysilicon gate for nMOSFET performance enhancement," *Material Science and Engineering B*, 2006, pp. 215-219.
- [31] L. S. Adam, C. Chiu, M. Huang, X. Wang, Y. Wang, S. Singh, Y. Chen, H. Bu, J. Wu, "Phenomenological model for "stress memorization" effect from a capped-poly process," *Simulation of Semiconductor Process and Devices, SISPAD. International Conference on*, 01-03, 2005, pp. 139-142.

- [32] P. R. Chidambaram, C. Bowen, S. Chakravarthi, C. Machala, and R. Wise, "Fundamentals of Silicon Material Properties for Successful Exploitation of Strain Engineering in Modern CMOS Manufacturing," *IEEE Trans. Electron Devices*, Vol. 53, pp. 944-964, MAY. 2006.
- [33] X. Zhang, T. Y. Zhang, M. Wong, and Y. Zohar, "Rapid Thermal Annealing of Polysilicon Thin Films," *Journal of Microelectromechanical Systems*, Vol. 7, pp. 356-364, 1998.
- [34] T. A. Carbone, and P. Plourde, "Correlation of Ellipsometric Volume Fraction to Polysilicon Grain Size from Transmission Electron Microscopy," *IEEE SEMI Advanced Semiconductor Manufacturing Conference*, pp.359-367, 1999.
- [35] A. Eiho, T. Sanuki, E. Morifuji, T. Iwamoto, G. Sudo, K. Fukasaku, K. Ota, T. Sawada, O. Fuji, H. Nii, M. Togo, K. Ohno, K. Yoshida, H. Tsuda, T. Ito, Y. Shiozaki, N. Fuji, H. Yamazaki, M. Nakazawa, S. Iwasa, S. Muramatsu, K. Nagaoka, M. Iwai, M. Ikeda, M. Saito, H. Naruse, Y. Enomoto, Kitano, S. Yamada, K. Imai, N. Nagashima, T. Kuwata, and F. Matsuoka, "Management of Power and Performance with Stress Memorization Technique for 45nm CMOS," *Symp. VLSI Tech. Dig.*, 2007, pp. 218-219.
- [36] J. E. Chung, P. K. Ko, and C. Hu, "A model for hot-electron-induced MOSFET linear-current degradation based on mobility reduction due to interface-state generation," *IEEE Trans. Electron Devices*, vol. 38, no. 6, pp. 1362–1370, Jun. 1991.
- [37] P. Heremans, J. Witters, G. Groeseneken, and H. E. Maes, "Analysis of the charge pumping technique and its application for the evaluation of MOSFET degradation," *IEEE Trans. Electron Devices*, vol. 36, no. 7, pp. 1318–1335, Jul. 1989.
- [38] C. Hu, S. C. Tam, F. C. Hsu, P. K. Ko, T. Y. Chan, and K. W. Terrill, "Hot-electron-induced MOSFET degradation—Model, monitor, and improvement," *IEEE Trans. Electron Devices*, vol. ED-32, no. 2, pp. 375–385, Feb. 1985.
- [39] C. Y. Lu, H. C. Lin, Y. J. Lee, Y. L. Shie, and C. C. Chao, "Impacts of SiN-Capping Layer on the Device Characteristics and Hot-Carrier Degradation of nMOSFETs," *IEEE Trans. Electron Devices*, vol. ED-7, no. 1, pp. 175–180, March. 2007.