# 國立交通大學

## 資訊科學與工程研究所

## 碩士論文

H. 264 CAVLC/CABAC 熵解碼整合型 IP 設計

Design of an Unified Entropy IP for H.264 CAVLC/CABAC

Decoding

研究生:陳奕岑

指導教授:蔡淳仁 教授

## 中華民國 九十七 年七月

#### H. 264 CAVLC/CABAC 熵解碼整合型 IP 設計 Design of an Unified Entropy IP for H.264 CAVLC/CABAC Decoding

- 研究生:陳奕岑 Student:Yi-Tsen Chen
- 指導教授:蔡淳仁 Advisor: Chun-Jen Tsai

#### 國立交通大學

資訊科學與工程研究所

#### 碩士論文

A Thesis

Submitted to Institute of Computer Science and Engineering

College of Computer Science National Chiao Tung University in partial Fulfillment of the Requirements

for the Degree of

Master

in

**Computer Science** 

July 2008

Hsinchu, Taiwan, Republic of China

中華民國九十七年七月

## Acknowledge

在研究所 2 年學習的時間裡, 很感謝我的指導教授蔡淳仁博士, 在老師的身上 我學習到做研究應有的嚴謹態度, 以及對各種小細節的注意, 很感謝老師的耐 心指導, 讓我不管是在學術上, 生活上都學習到做任何事情都應該要全力以赴 認真去執行. 也謝謝實驗室的同學們大家一起吃飯玩樂, 讓我們的研究生活不 至於過於苦悶, 最後我想謝謝我的家人, 因為有家人的支持, 我才能無憂的念 書, 最後很高興能成為 MMESLAB 的一員, 真的很感謝大家.



## Abstract

In this thesis, we designed a synthesizable RTL model of the entropy decoder (CAVLC and CABAC) for the AVC (a.k.a. H.264) video coding standard. The design has been verified on the Xilinx Vertex 5-based FPGA development board, ML506, using full system verification with the AVC/H.264 reference software JM 12.2. The size of the combined CAVLD and CABAD logic is reasonably small. It only occupies about 7000 slices (21% logic resource of the target device). At a clock rate of 50MHz, the performance of the design can achieve decoding of bitrates over 11 mbps for CAVLD and 8 mbps for CABAC.



## **Table of Contents**

Chapter 1	•	Introduction.		1
1.1.	]	Motivation		1
1.2.	,	Target Platfor	m	2
1.3.	(	Outline of the	Thesis	4
Chapter 2	. 1	Previous Wor	k	5
2.1.	(	CAVLD		5
2.2.	(	CABAD		6
Chapter 3	. ]	Design of the	CAVLD Logic	9
3.1.	]	Introduction t	o the CAVLD Entropy Decoder	9
	3.1.1	. Algorith	m of CAVLD	9
3.2.	(	Overall Syste	m Architecture	
	3.2.1	. AMBA A	AHB BUS Wrapper for CAVLD	
	3.2.2	. CAVLD	Top Module	13
3.3.		State Controll	er	15
	3.3.1	. Interface	of State Controller	15
	3.3.2	. States of	the Controller	
	3.3.3	. Barrel Sl	nifter ElS	
3.4.	]	Bitstream Pre	processing Logics	
	3.4.1	. First One	e Detector	
	,	3.4.1.1.	Interface of First One Detector	
	,	3.4.1.2.	Architecture of First One Detector	23
	3.4.2	. Switch I	nput Module	
		3.4.2.1.	Switch_input_1 Module	
		3.4.2.1.1.	Interface of Switch_input_1 Module	
		3.4.2.1.2.	Architecture of switch_input_1 Module	
		3.4.2.2.	Switch_input_2 Module	
		3.4.2.2.1.	Interface of switch_input_2 Module	
		3.4.2.2.2.	Architecture of switch_input_2 Module	
3.5.	(	Coeff_token I	Decoder	
	3.5.1.	Interface	of Coeff_token Decoder	
	3.5.2	Architec	ture of Coeff_token Decoder	
3.6.	r	Trailing_ones	Calculator	
	3.6.1.	Interface	of Trailing_ones Calculator	
	3.6.2	Architec	ture of Trailing_ones Calculator	
3.7.	]	Level Decode	r	
	3.7.1.	Interface	of Level Decoder	

3.7.2.	Archite	ecture of Level Decoder	
3.8. To	otal_zeros	Decoder	40
3.8.1.	Interfac	ce of Total_zeros Decoder	40
3.8.2.	Archite	ecture of Total_zeros Decoder	41
3.9. R	un_before	Decoder	
3.9.1.	Interfac	ce of Run_before Decoder	
3.9.2.	Archite	ecture of Run_before Decoder	45
3.10. A	CAVLD I	Decoding Example	46
Chapter 4. D	esign of th	ne CABAD Logic	53
4.1. In	troduction	to the CABAD Entropy Decoder	53
4.1.1.	Algorit	thm of CABAD	53
4.2. O	verall Syst	tem Architecture	54
4.2.1.	AMBA	AHB BUS Wrapper for CABAD	54
4.2.2.	CABA	D Top Module	55
4.3. B	inary Arith	nmetic Coding	
4.3.1.	Norma	l Decoding Process (AC_Regular_mode)	
4.	3.1.1.	Interface of Normal Decoding Process	60
4.	3.1.2.	Flow Chart of Normal Decoding Process	
4.	3.1.3.	Architecture of Normal Decoding Process	
4.3.2.	Bypass	Decoding Process (AC_Bypass_mode)	67
4.	3.2.1.	Interface of Bypass Decoding Process	
4.	3.2.2.	Flow Chart of Bypass Decoding Process	68
4.	3.2.3.	Architecture of Bypass Decoding Process	69
4.3.3.	Final D	Decoding Process (AC_Final_mode)	71
4.	3.3.1.	Interface of Final Decoding Process	71
4.	3.3.2.	Flow Chart of Final Decoding Process	72
4.	3.3.3.	Architecture of Final Decoding Process	73
4.4. In	itialization	n for context variables	76
4.4.1.	Interfac	ce of Initialization for context variables	76
4.4.2.	Archite	ecture of Initialization for context variables	77
4.5. St	tate Contro	oller for each Syntax Element Controller	79
4.6. M	IB Skip Fla	ag	
4.6.1.	Interfac	ce of MB Skip Flag	
4.6.2.	Flow C	Chart of MB Skip Flag	
4.7. M	ІВ Туре		
4.7.1.	Interfac	ce of MB Type	
4.7.2.	Flow C	Chart of MB Type in I_slice	
4.7.3.	Flow C	Chart of MB Type in P_slice	

	4.7.	.4.	Flow Chart of MB Type in B_slice	88
	4.8.	Sub	MB Type	91
	4.8.	.1.	Interface of Sub MB Type	92
	4.8.	.2.	Flow Chart of Sub MB Type in P_slice	92
	4.8.	.3.	Flow Chart of Sub MB Type in B_slice	93
	4.9.	Intra	a Prediction Mode for Luma4x4	95
	4.9.	.1.	Interface of Intra Prediction Mode for Luma4x4	95
	4.9.	.2.	Flow Chart of Intra Prediction Mode for Luma4x4	96
	4.10.	Intra	a Prediction Mode for Chroma	96
	4.10	0.1.	Interface of Intra Prediction Mode for Chroma	96
	4.10	0.2.	Flow Chart of Intra Prediction Mode for Chroma	97
	4.11.	Refe	erence Frame Index	98
	4.11	1.1.	Interface of Reference Frame Index	98
	4.11	1.2.	Flow Chart of Reference Frame Index	99
	4.12.	Mot	ion Vector Difference	99
	4.12	2.1.	Interface of Motion Vector Difference	100
	4.12	2.2.	Flow chart of Motion Vector Difference	101
	4.13.	Cod	ed Block Pattern	101
	4.13	3.1.	Interface of Coded Block Pattern	101
	4.13	3.2.	Flow Chart of Coded Block Pattern	102
	4.14.	MB	Based Quantization Parameter	103
	4.14	4.1.	Interface of MB Based Quantization Parameter	103
	4.14	4.2.	Flow Chart of MB Based Quantization Parameter	103
	4.15.	Cod	ed Block Flag	104
	4.15	5.1.	Interface of Coded Block Flag	104
	4.15	5.2.	Flow Chart of Coded Block Flag	105
	4.16.	Sign	nificance Map	106
	4.16	5.1.	Interface of Significance Map	106
	4.16	5.2.	Flow Chart of Significance Map	107
	4.17.	Leve	el Information	108
	4.17	7.1.	Interface of Level Information	108
	4.17	7.2.	Flow Chart of Level Information	109
	4.18.	A C.	ABAD Decoding Example	110
Cha	pter 5.	Exp	erimental Results	115
	5.1.	Synt	thesis Results of the Proposed Design	115
	5.2.	Perf	formance of the Proposed Design	116
	5.2.	1.	Performance of the CAVLD Logic	116
	5.2.	2.	Performance of the CABAD Logic	119

Comparis	ons with Previous Work12	22
3.1.	Comparison of CAVLD Logic with the Design in [8]	
	122	
3.2.	Performance of CABAD Logic	23
Performa	nce Analysis on Target Platform12	24
nclusions and	nd Future Work12	26
		27
	Comparis 3.1. 3.2. Performa nelusions an	Comparisons with Previous Work



## List of Figures

Fig 1.	Bit-rate savings provided by CABAC relative to CAVLC of	
	h.264/AVC (from [11])	2
Fig 2.	ML-506 development board.	3
Fig 3.	Target platform system architecture	4
Fig 4.	Architecture of the bus wrapper module	12
Fig 5.	Select input logic in Fig 4	13
Fig 6	Select output logic in Fig 4	13
Fig 7.	Overall architecture of the CAVLD top module	15
Fig 8.	Interface of CAVLD controller	18
Fig 9.	Finite state machine of CAVLD	20
Fig 10.	Architecture of Shift_count and carry signal	20
Fig 11.	Architecture of forward signal	21
Fig 12.	Architecture of Input_data signal	21
Fig 13.	interface of first one detector	22
Fig 14.	Architecture of first one detector	23
Fig 15.	Architecture of Priority_1 ~ Priority_5	24
Fig 16.	Interface of switch_input_1 module	25
Fig 17.	Architecture of sil_ok signal	25
Fig 18.	Architecture of switch_output_1 signal	26
Fig 19.	interface of switch_input_2	27
Fig 20.	Architecture of switch_output_2 signal	27
Fig 21.	Interface of Coeff_token Decoder	29
Fig 22.	vlcnum logic in Fig 21	29
Fig 23	output logic1 in Fig 21	30
Fig 24.	output logic2 in Fig 21	31
Fig 25.	Interface of Trailing_ones Calculator	32
Fig 26.	Architecture of Output_trailing_ones	32
Fig 27.	Architecture of Trailing_ones_ok and Trailing_ones_total_ok	33
Fig 28.	Interface of Level Decoder	35
Fig 29.	level prefix logic in Fig 28	35
Fig 30.	num of bits logic in Fig 28	36
Fig 31.	level suffix logic in Fig 28	36
Fig 32.	output level logic in Fig 28	37
Fig 33.	suffix length logic in Fig 28	38

Fig 34.	level ok logic in Fig 28	39
Fig 35.	Interface of Total_zeros Decoder	41
Fig 36.	max coeff logic in Fig 35	41
Fig 37.	output logic1 in Fig 35	42
Fig 38.	output logic2 in Fig 35	42
Fig 39.	Interface of Run_before Decoder	44
Fig 40.	zero left logic in Fig 39	45
Fig 41.	run before logic in Fig 39	45
Fig 42.	total ok logic in Fig 39	46
Fig 43.	zero left out logic in Fig 39	46
Fig 44.	example for Coeff_token decoder	48
Fig 45.	example for Trailing_ones decoder	48
Fig 46.	example for Level decoder (1/2)	49
Fig 47.	example for Level decoder (2/2)	49
Fig 48.	example for Total_zeros decoder	50
Fig 49.	example for Run_before decoder (1/4)	50
Fig 50.	example for Run_before decoder (2/4)	51
Fig 51.	example for Run_before decoder (3/4)	51
Fig 52.	example for Run_before decoder (4/4)	51
Fig 53.	Architecture of the bus wrapper module	55
Fig 54.	Overall architecture of the CABAD top module	58
Fig 55.	Interface of normal decoding process	61
Fig 56.	Flow chart of normal decoding process	62
Fig 57.	decide MPS or LPS logic in Fig 55	62
Fig 58.	state logic in Fig 55	63
Fig 59.	range logic in Fig 55	63
Fig 60.	dbitsleft logic in Fig 55	64
Fig 61.	MPS logic in Fig 55	65
Fig 62.	Bin logic in Fig 55	65
Fig 63.	value logic in Fig 55	66
Fig 64.	Next logic in Fig 55	67
Fig 65.	Interface of bypass decoding process	68
Fig 66.	Flow chart of bypass decoding process	68
Fig 67.	dbitsleft logic in Fig 65	69
Fig 68.	next logic in Fig 65	69
Fig 69.	value logic in Fig 65	70
Fig 70.	Bin logic in Fig 65	71
Fig 71.	Interface of final decoding process	72

Fig 72.	Flow chart of the final decoding process	72
Fig 73.	Bin logic in Fig 71	73
Fig 74.	range logic in Fig 71	73
Fig 75.	Next logic in Fig 71	74
Fig 76.	value logic in Fig 71	75
Fig 77.	dbitsleft logic in Fig 71	75
Fig 78.	Interface of initialization for context variables	77
Fig 79.	ok logic in Fig 78	77
Fig 80.	MPS state logic in Fig 78	78
Fig 81.	ram logic in Fig 78	79
Fig 82.	State controllers for each syntax element controller	79
Fig 83.	Interface of MB Skip Flag	84
Fig 84.	Flow chart of MB Skip Flag	84
Fig 85.	Interface of MB type	85
Fig 86.	Flow chart of MB Type in I_slice	86
Fig 87.	Flow chart of MB Type in P_slice	88
Fig 88.	Flow chart part1 of MB Type in B_slice	89
Fig 89.	Flow chart part2 of MB Type in B_slice	90
Fig 90.	Interface of Sub MB Type	92
Fig 91.	Flow chart of Sub MB Type in P_slice	93
Fig 92.	Flow chart of Sub MB Type in B_slice	94
Fig 93.	Interface of Intra Prediction Mode for Luma4x4	96
Fig 94.	Flow chart of Intra Prediction Mode for Luma4x4	96
Fig 95.	Interface of Intra Prediction Mode for Chroma	97
Fig 96.	Flow chart of Intra Prediction Mode for Chroma	98
Fig 97.	Interface of Reference Frame Index	99
Fig 98.	Flow chart of Reference Frame Index	99
Fig 99.	Interface of Motion Vector Difference	100
Fig 100.	Flow chart of Motion Vector Difference	101
Fig 101.	Interface of Coded Block Pattern	102
Fig 102.	Flow chart of Coded Block Pattern	103
Fig 103.	Interface of MB Based Quantization Parameter	103
Fig 104.	Flow chart of MB Based Quantization Parameter	104
Fig 105.	Interface of Coded Block Flag	105
Fig 106.	Flow chart of Coded Block Flag	106
Fig 107.	Interface of Significant Map	107
Fig 108.	Flow chart of Significant Map	108
Fig 109.	the interface of Level Information	109

Fig 110.	Flow chart of Level Information 110
Fig 111.	AC_Regular_mode of arithmetic decoding engine for one
bin	112
Fig 112.	Example for AC_Regular_mode113
Fig 113.	Example for AC_Bypass_mode 113
Fig 114.	Example for AC_Final_mode113



## List of Tables

Table 1.	Table in Fig 22      30
Table 2.	thresholds for determining whether to increment
suffix_L	ength
Table 3.	bitstream example for Intra frame47
Table 4.	bitstream example for Inter frame47
Table 5.	Binarization for MB Type in I_slice87
Table 6.	Binarization for MB Type in P_slice
Table 7.	Binarization for MB Type in B_slice91
Table 8.	Binarization for Sub MB Type in P_slice93
Table 9.	Binarization for Sub MB Type in B_slice95
Table 10.	bitstream example for Intra frame110
Table 11.	bitstream example for Inter frame 111
Table 12.	Synthesis settings 115
Table 13.	Macro statistics of CAVLD and CABAD logics 116
Table 14.	Slice logic utilization of CAVLD and CABAD logics 116
Table 15.	Encoding parameters of each test sequence
Table 16.	The number of decoding cycles, blocks, coefficients,
trailing-c	ones and total-zeros of the 4x4 blocks in I_SLICE of each
sequence	e 117
Table 17.	The number of decoding cycles, blocks, coefficients,
trailing-o	ones and total-zeros of the 4x4 blocks in P_SLICE of each
sequence	e 117
Table 18.	The number of decoding cycles, blocks, coefficients,
trailing-o	ones and total-zeros of the 2x2 blocks in I_SLICE of each
sequence	2 118
Table 19.	The number of decoding cycles, blocks, coefficients,
trailing-o	ones and total-zeros of 2x2 blocks in P_SLICE of each
sequence	2 118
Table 20.	The number of decoding cycles per each block type of each
sequence	2 118
Table 21.	Totals bits and Mbits/sec of each slice type of each sequence
	119
Table 22.	Encoding parameters of each test sequence
Table 23.	Total number of decoding cycles of each slice type of each

sequence 119

Table 24.	Cycle/MB of each slice type of each sequence120
Table 25.	The average number of occurrences of each syntax element
in I_SLI	ICEs
Table 26.	The average number of occurrences of each syntax element
in P_SL	ICEs
Table 27.	The average number of occurrences of each syntax element
in B_SL	ICEs
Table 28.	Totals bits and Mbits/sec of each slice type in each sequence
••••••	
Table 29.	Comparisons of average cycle / MB with design in [8] 122
Table 30.	Comparisons of maximum working frequency with design in
[8]	123
Table 31	Comparisons of average cycle / MB with design in [18] 123
Table 32.	Comparisons of maximal working frequency with design in
[18]	123
Table 33.	Performance of the CAVLD logic on the target platform 124
Table 34.	Comparisons of average cycles/MB on experimental
develop	ment board and using estimation of CABAD logic125



### **Chapter 1. Introduction**

#### 1.1. Motivation

Entropy coding is an important part of today's video and image coding applications. It is often applied together with other lossy image compression techniques to increase the data compression rate. One of the popular entropy coding techniques is the Variable Length Coding (VLC). The main idea of variable length coding is to minimize the average codeword length. Shorter codewords are assigned to frequently occurring data and longer codewords are assigned to infrequently occurring data. In early MPEG video coding standards like MPEG-1, MPEG-2 and MPEG-4, the VLC technique has been used to reduce the amount of video data streams according to a fixed statistical model. In order to further increase the data compression ratio, AVC (a.k.a. H.264) has adopted the Context-based Adaptive Variable Length Coding (CAVLC) technique to encode the residual data organized as 4x4 or 2x2 blocks of transform coefficients. Due to the context-adaptive feature of the H.264 CAVLC, its coding efficiency is higher than that of the traditional MPEG entropy coders at the cost of slightly higher complexity.

Another entropy coding technique adopted in H.264 is the Context-based Adaptive Binary Arithmetic Coding (CABAC) for main profile video. Wiegand et al. [11] compare the coding efficiency of CABAC with the coding efficiency of CAVLC of H.264/AVC. As shown in Fig 1, the bit-rate savings of CABAC relative to CAVLC of H.264/AVC are shown against the average PSNR of the luminance component for the five interlaced sequences of the test set. It can be seen that CABAC outperforms CAVLC of H.264/AVC for the typical area of target applications. For the range of acceptable video quality for broadcast application of about 38–42 dB average bit-rate savings around 8% are achieved, where higher gains are obtained at lower rates.



Although most of the H.264 main profile stream is encoded using CABAC, its decoding algorithm is basically sequential and needs large computation to calculate range, offset and context variables, making it difficult to achieve high decoding performance. The CABAC decoding complexity required to process high definition images in real time is about 3 giga-operations per second. Although this computing complexity is still less than the block processing complexity, the CABAC decoding becomes a major bottleneck in real time processing of high bitrate data due to its sequential nature. In summary, in order to support real-time H.264 video applications, it is necessary to design dedicated hardware for CAVLC and CABAC decoding.

#### **1.2. Target Platform**

In this thesis, we used an FPGA development board - ML506 to verify our

design. The ML-506 development board is shown in Fig 2, and the key features of the ML-506 are list as follows:

- Virtex 5 XC5VSX50TFFG1136.
- 64 Mbyte flash prom (32Mb x 2).
- 64-bit wide, 256-MB DDR2 Memory.
- JTAG Programming Interface.
- 10/100 Ethernet PHY
- RS-232 serial port
- USB-2.0 PHY
- Audio in, Audio out.
- Video input, Video (DVI/VGA) output



Fig 2. ML-506 development board.

ML-506 has enough logic gate capacity to emulate a complete SoC reference design with a complex 32-bit processor core and some IP's as shown in Fig 3. The central processing unit (CPU) of the target platform is a Sun SPARC v8 compliant soft-core processor, LEON3. The reference hardware platform shown in Fig 3 is constructed using the GRLIB IP library version 1.0.18 developed by Gaisler Research.

The proposed design of the CAVLD and CABAD logics will be implemented on the target platform and a full hardware-software system verification based on the AVC/H.264 reference software implementation JM 12.2 [26] will be conducted to verify the correctness of the proposed entropy decoding hardware logics. Both the CAVLD and CABAD logics will communicate with the rest of the system components (CPU, memory, etc.) via the AMBA AHB bus protocol.



Fig 3. Target platform system architecture

#### 1.3. Outline of the Thesis

The organization of the rest of the thesis is as follows. Chapter 2 introduces some previous work related to CAVLD and CABAD logic design. Chapter 3 describes the algorithm, architecture, and implementation details of the proposed CAVLD logic. Chapter 4 describes the algorithm, architecture, and implementation details of the CABAD logic. Chapter 5 shows the experimental results, and finally, the conclusion and discussions will be given in Chapter 6.

#### **Chapter 2. Previous Work**

In this Chapter, we will review some previous designs of the CAVLD and the CABAD architecture.

#### 2.1.CAVLD

Chang et al. [4] published an efficient CAVLD architecture and proposed four different techniques to reduce both the hardware cost and power consumption of CAVLD. These techniques are Partial Combinational Component Freezing (PCCF), Hierarchical Logic for Look-up Tables (HLLT), Zero\_left Table Elimination by Arithmetic (ZTEBA), and Zero Codeword Skip (ZCS). As compared to the architecture proposed in [3], the design achieves 23% reduction in hardware cost and 40% improvement in speed.

PCCF is a technique to assign one enable signal to each CAVLC decoder component to freeze the non-operating component of combinational circuits to achieve low-power consumption. HLLT is used to partition the original big LUT into many small LUTs so that the unused parts of the LUTs can be disabled for reducing power consumption. ZTEBA is a technique for more efficient decoding of Run-before syntax elements by finding out the rules among the LUTs. ZCS is used to skip decoding of zero codewords when all coefficients in 4x4 or or 2x2 blocks are zeros.

Lin et al. [7] suggested a power-efficient approach called prefix pre-decoding that can reduce power consumption by 25%. Based on empirical analysis, the lengths of codewords in Coeff\_token hardly exceed 8. Therefore, LUTs are divided into two groups: one group contains LUTs with codewords smaller than 8 and the other group contains codewords that can exceed 8.

Yu et al. [8] proposed several techniques to improves the performance of CAVLD, including merging the Coeff\_token and T1s processes together to reduce cycles, skipping some decoding process if no coefficient is necessary to be decoded, and decoding multiple symbols in Run\_before stage. The proposed design uses 90 cycles for one MB decoding on average, which can meet real time HDTV requirement and saves 64% of cycle count on average when compared with the design in [4].

Tseng et al. [9] proposed an algorithm with a redesign of the LUTs. If a pattern is matched in their look-up table, they can skip the standard CAVLD procedure and reconstruct a block directly. The performance can be improved by 10% compared with the standard CAVLD procedure. In short, the most frequently occurring 4x4-block (or 2x2-block) bitstream patterns are recorded in a table so that a full block decoding can be done quickly. They sample 4,000 frequent patterns and arrange them according to their frequencies, Sum of frequencies of top 4,000 patterns occupies 67.63% of number of decoded block, They re-arrange the order of these 4,000 patterns according to their bit lengths, and there are 81.07% of patterns represented within 8 bits and 96.93% of patterns represented within 12 bits. The pattern-search algorithm is based on a two-pass table look-up method and all the coefficients in a 4x4 (or 2x2) block can be reconstructed directly.

Kim et al. [10] proposed a new CAVLC decoding method using arithmetic hashing operations instead of the conventional table look-up method. Experimental results show that the proposed algorithm is 50% faster and uses 95% less memory access comparing with three conventional search-based table lookup CAVLC algorithms such as Moon's method [5].

#### 2.2. CABAD

Yu et al. [17] divided syntax elements into two classes according to their

occurring frequency during the decoding process. For more frequent syntax elements, a new architecture that can decode two regular bins together with one bypass bin in one cycle is proposed. These syntax elements include Motion Vector Difference, Significance Map, and Level Information. And they also divide context models into 18 groups according to their access frequency. With this mechanism, access frequency to the RAM storing context models is greatly reduced. For a typical 4Mbps bitstream at D1 resolution, experimental results show that on average each MB can be decoded within 500 cycles.

Yang et al. [18] proposed several techniques to optimize the CABAC decoding process. At MB information level, previously decoded MB information is packed so that accesses to this information for current MB decoding are more efficient. At slice-data and MB layer level, they perform careful pipeline scheduling, using segmented context tables, adding cache registers, and doing look-ahead codeword parsing to improve decoding performance. In summary, it takes three cycles to generate a bin. When an internal loop occurs, there might be a succession of context memory accesses using the same context values. Therefore, cache registers are used to store the context values and write back to context memory only once at the end of the internal loop. In addition, they propose a look-ahead codeword parsing scheme to detect if the re-normalization on the probability model occurs in CABAD. If the look-ahead condition fits, they can decode two bins in each cycle. Otherwise, it takes one cycle to decode one-bit of CABAD codeword. Furthermore, they partition one context table into multiple segmented context memories. Thus, combining the segmented context memories with cache registers, they can read and write memory in a more flexible way. By exploiting all the proposed design techniques, they can averagely reduce about 53% of cycles count in the CABAD decoding process.

Similarly, Zheng et al. [22], also point out that not all the parameters of a reference MB or all the possible values of an SE need to be stored. They have shown that the bits that are required to store a reference MB are only 142 bits. The proposed architecture and control/decoding strategy have improved the time efficiency by 27.9%, 18.2%, and 48.8% for I frames, P frames, and B frames compared with the architecture in Chen et al. [16].



## Chapter 3. Design of the CAVLD Logic

As mentioned in section 1.2, the target platform is a LEON3-based FPGA development board (shown in Fig 3.). In this chapter, we will present our design of the CAVLD logic and how it is integrated into the LEON platform. First, in section 3.1, we present the CAVLD algorithm. In section 3.2, we present the overall architecture of the CAVLD logic and its interface to the LEON processor and the memory subsystem. In section 3.3, we present the state controller of CAVLD. In section 3.4, we discuss some front-end logics, including the first one detector and the switch input module, used to preprocess the input bitstream and extract bit-patterns for the CAVLD logic. Then, we will present the main decoding components of CAVLD which converts the bit patterns to syntax elements, including the Coeff\_token decoder (section 3.5), the Trailing\_ones calculator (section 3.6), the Level decoder (section 3.7), the Total\_zeros decoder (section 3.8), and the Run\_before decoder (section 3.9). In section 3.10, we will give a CAVLD decoding example.

#### 3.1. Introduction to the CAVLD Entropy Decoder

#### 3.1.1. Algorithm of CAVLD

The algorithm of CAVLD is described as follows:

Step 1. Decoding the number of coefficients and trailing ones:

In this step, CAVLD decodes both the total number of nonzero coefficients (Total\_coeff) and the number of trailing ones (trailing  $\pm 1$  values). Total\_coeff can be anything from 0 to 16 for 4x4 blocks, 0 to 4 for 2x2 blocks and Trailing\_ones can be anything from 0 to 3. If there are more than three trailing ones, only the last three are counted as

trailing ones and others are treated as normal coefficients. When Total\_coeff is equal to 0, only this step is required.

Step 2. Decoding the sign of each Trailing\_ones coefficient:

Number of trailing ones is calculated in step1. The sign of each trailing one is decoded using one bit from the bitstream. Bit 0 stands for +1 and bit 1 stands for -1. This step is done in reverse order, so that the highest frequency trailing one comes first. If the number of trailing ones is equal to 0, we will skip this step.

Step 3. Decoding the levels of remaining non-zero coefficients:

The level (sign and magnitude) for each remaining non-zero coefficient in the block is decoded in reverse order, starting with the highest frequency. Each level value is coded in Golomb code and can be represented as 0...01xx...xs. The "0...01" is the prefix, and "xx...xs" is the suffix.

Step 4. Decoding the total number of zeros before the last coefficient:

This step is used to decode the total number of zeros before the last non-zero coefficient with the information of Total\_coeff at 4x4 or 2x2 blocks. We partition the tables by Total\_coeff and looked up these small variable-length tables indexed by the bitstream we will decode. If Total\_coeff is equal to 0 or Max\_coeff, we will skip this step.

Step 5. Decoding each run of zeros:

The number of zero preceding the highest non-zero coefficient (run\_before) is decoded in reverse order. A run\_before parameter is decoded for each non-zero coefficient, starting with the highest

frequency, with two exceptions:

- I. If there are no more zeros left to decode, (i.e.  $\sum [run\_before] =$ Total\_zeros), it is not necessary to decode any more run\_before values.
- II. It is not necessary to decode run\_before for the final (lowest frequency) non-zero coefficient.

There are seven sub tables for run\_before decoding. These tables are designed based on the Zero\_left value, which is calculated by subtracting previous run from previous Zero\_left and initialized with Total\_zeros. When Zero\_left is equal to 0, the remaining runs of rest coefficients is set to 0.

After the introduction of RTL model of CAVLD logic, we will give a example in section 3.10.

#### 3.2. Overall System Architecture

#### 3.2.1. AMBA AHB BUS Wrapper for CAVLD

In this section, we first discuss the bus wrapper module of the CAVLD logic for AMBA AHB bus protocol. In order to integrate the proposed CAVLD logic into the AMBA system bus of the target platform, we designed a bus wrapper for AHB 2.0 protocol. If, in the future, we have to port the CAVLD/CABAD logic to other bus protocols, we only need to modify the bus wrapper.

The interface and the architecture of the bus wrapper module are shown in Fig 4. Most of the interface signals are defined in the AMBA 2.0 bus protocol specification. The interface signals that are not part of the standard AMBA signals are explained as

#### follows:

- hcachei and hcacheo are 1-bit input signals indicate that the data on the data bus is cacheable or non-cacheable.
- hirq is a 32-bit input signal indicates interrupt result bus.
- testen is a 1-bit input signal indicates scanning test enable.
- testrst is a 1-bit input signal indicates scanning test reset.
- scanen is a 1-bit input signal indicates scanning enable.
- testoen is a 1-bit input signal indicates testing output enable.
- hconfig is a set of registers indicates memory access register.





We use the select\_signal to select the input signals of CAVLD module connecting the hwdata as shown in Fig 5. We use select\_signal to select the output signals of CAVLD module connecting to hrdata as shown in Fig 1.



hsel(hindex) and htrans(1) and hreadyi and hwrite

Fig 5. Select input logic in Fig 4



#### 3.2.2. CAVLD Top Module

CAVLD top module includes all of the CAVLD components. The interface and the architecture of the CAVLD top module are shown in Fig 7, and the interface signals are explained as follows.

- nA and nB are each a 5-bit input signal indicates the number of non-zero • coefficients in the left and top block of current block.
- nA\_valid and nB\_valid are each 1-bit input signal indicate whether upper or • left block is available or not.
- Decode start is a 1-bit input signal is used to enable the CAVLD module. •
- Decode\_type is a 3-bit input signal indicates the type of the current block. .
- Input\_stream is a 32-bit input signal indicates the bitstream we will decode.
- Update\_stream\_ok is a 2-bit input signal indicates whether the Input\_data •

signal is updated or not.

- Output\_ok is a 1-bit input signal indicates whether the level and run for the current block are finished outputting or not.
- Output\_enable is a 1-bit output signal indicates whether the level and run for the current block can begin outputting or not.
- forward is a 2-bit output signal indicates whether we needed to update Input\_data signal or not.
- temp\_level\_0 ~ temp\_level\_15 and temp\_run\_0 ~ temp\_run\_15 are each
  16-bit output signal indicates the value of level and run of the current block.
- Shift\_count is a 6-bit output signal indicates the number of bits is used in Input\_data signal and which is used to get the unused bitstream of the Input\_data signal.
- We use a 53-bit common\_input signal to stand for {clk, rst, nA, nB, nA\_valid, nB\_valid, Decode\_start, Decode\_type, Input\_stream, Update\_stream\_ok, Output\_ok}.
- We use a 521-bit common\_output signal to stand for {Shift\_count, Output\_enable, forward, temp\_level\_0 ~ temp\_level\_15, temp\_run\_0 ~ temp\_run\_15}.

As shown in Fig 7, all decoding modules communicate with the State Controller to get data and control signals we need, and all decoding modules got input bitstream from the Switch\_input\_1 or the First\_one\_detector modules.



Fig 7. Overall architecture of the CAVLD top module

### 3.3. State Controller

State controller module includes a state transition controller and a barrel shifter.

#### 3.3.1. Interface of State Controller

The interface of the state controller is shown in Fig 8. The interface signals of the controller are explained as follows:

- common\_input and common\_output are 53-bit and 515-bit signals which are described in 3.2.2.
- ok\_group is a 5-bit input signal which stands for {Coeff\_token\_ok, Trailing\_ones\_ok, Level\_ok, Total\_zeros\_ok, Run\_before\_ok}.
- total\_ok\_group is a 3-bit input signal which stands for {Trailing\_ones\_total\_ok, Level\_total\_ok, Run\_before\_total\_ok}.
- Num\_of\_bits\_group is a 20 bit input signal which stands for {Num\_of\_bits\_Coeff\_token, Num\_of\_bits\_Trailing\_ones, Num\_of\_bits\_Level, Num\_of\_bits\_Total\_zeros, Num\_of\_bits\_Run\_before}.
- Total\_coeff and Trailing\_ones are each 5-bit and 2-bit input signal which connects the Total\_coeff and Trailing\_ones output signal of Coeff\_token Decoder.
- Trailing\_ones\_count\_out and Output\_Trailing\_ones are each 2-bit and 16-bit input signal which connects the Trailing\_ones\_count\_out and Output\_Trailing\_ones output signal of Trailing\_ones Calculator.
- Output\_Level, Prefix\_greater\_than\_15, Suffix\_Length\_out, Level\_count\_out and Level\_Prefix\_for\_Prefix\_greater\_than\_15\_out are each 16-bit, 1-bit, 3-bit, 5-bit and 15-bit input signal which connects the Output\_Level, Prefix\_greater\_than\_15, Suffix\_Length\_out, Level\_count\_out and Level\_Prefix\_for\_Prefix\_greater\_than\_15\_out signal of Level Decoder.
- Output\_Total\_zeros is a 4-bit put signal which connects the Output\_Total\_zeros output signal of Total\_zeros Decoder.
- Zero\_left\_out and Run\_before are each 4-bit and 4-bit output signal which connects Zero\_left\_out and Run\_before output signal of Run\_before

16

Decoder.

- Input\_data is a 64-bit output signal indicates the bitstream we will decode.
- vlcnum is a 3-bit output signal which is used to select the look-up tables for decoding coeff\_token for a 4x4 block or a 2x2 block.
- enable\_group is a 5-bit output signal which stands for {Coeff\_token\_enable, Trailing\_ones\_enable, Level\_enable, Total\_zeros\_enable, Run\_before\_enable} indicates which decoding module is working on this time.
- Trailing\_ones\_count\_in and Temp\_Trailing\_ones are each 2-bir and 2-bit output signal which connects the Trailing\_ones\_count\_in and Temp\_Trailing\_ones input signal of Trailing\_ones Calculator.
- Temp\_Total\_Coeff, Suffix\_Length\_in, Level\_Prefix\_in and Level\_count\_in are each 5-bit, 3-bit, 16-bit and 5-bit output signal which connects the Total\_Coeff, Suffix\_Length\_in, Level\_Prefix\_in and Level\_count\_in input signal of Level Decoder.
- Max\_coeff is a 5-bit output signal which connects the Max\_coeff input signal of Total\_zeros Decoder.
- Temp\_Total\_zeros and Zero\_left\_in are each 4-bit and 4-bit output signal which connects the Temp\_Total\_zeros and Zero\_left\_in input signal of Run\_before Decoder.





#### **3.3.2. States of the Controller**

The controller is a finite state machine as shown in Fig 9. We need 7 states to decode bitstream in CAVLD module. For decoding a 4x4 or 2x2 blocks, we will go from state1 to state7. In Fig 9, 'A' through 'P' are state transition conditions which are described as follows:

- Condition A indicates Coeff\_token\_ok is equal to 0. On the other words, if coeff\_token module is not finished, we will be still in state1.
- Condition B indicates Total\_coeff is equal to 0. On the other words, we will skip the current block, and we will transfer to state6.
- Condition C indicates Coeff\_token\_ok is equal to 1. On the other words, if coeff\_token module is finished, we will transfer to state2.
- Condition D indicates Trailing\_ones\_total\_ok is equal to 0. On the other words, if trailing\_ones module is not finished, we will be still in state2.
- Condition E indicates Trailing\_ones is equal to 0. On the other words, we will skip the trailing\_ones module, and we will transfer to state3.

- Condition F indicates Trailing\_ones\_total\_ok is equal to 1. On the other words, if trailing\_ones module is finished, we will transfer to state3.
- Condition G indicates Level\_total\_ok is equal to 0. On the other words, if level module is not finished, we will be still in state3.
- Condition H indicates Total\_coeff is equal to Trailing\_ones. On the other words, we will skip the level module, and we will transfer to state4.
- Condition I indicates Level\_total\_ok is equal to 1. On the other words, if level module is finished, we will transfer to state4.
- Condition J indicates Total\_zeros\_ok is equal to 0. On the other words, if total\_zeros module is not finished, we will be still in state4.
- Condition K indicates Total\_zeros\_ok is equal to 1. On the other words, if total\_zeros module is finished, we will transfer to state5.
- Condition L indicates Run\_before\_ok is equal to 0. On the other words, if run\_before module is not finished, we will be still in state5.
- Condition M indicates Total\_zeros is equal to 0. On the other words, we will skip the run\_before module, and we will transfer to state6.
- Condition N indicates Run\_before\_ok is equal to 1. On the other words, if run\_before module is finished, we will transfer to state6.
- Condition O indicates we started output the level and run signal of the current block.
- Condition P indicates we finished output the level and run signal of the current block and start to decode a new block.



Fig 9. Finite state machine of CAVLD

#### 3.3.3. Barrel Shifter



Fig 10. Architecture of Shift\_count and carry signal

If Prefix\_greather\_than\_15 is equal to 0, Shift\_count is set to Shift\_count add Num\_of\_bits\_XX, XX can be Coeff\_token, Trailing\_ones, Level, Total\_zeros or

Run\_before. Otherwise, Shift\_count is set to (Shift\_count + Level\_Prefix\_for\_Prefix\_greater\_than\_15\_out). And then if Shift\_count is greater than or equal to 16, Shift\_count is set to (Shift\_count – 16) and carry is set to 1.

The forward signal is generated by the logic shown in Fig 11.





If carry is equal to 1, forward is set to 1. Otherwise, forward is set to (forward+1). But the maximum value of forward is 2.

The Input\_data signal is generated by the logic shown in Fig 12.



Fig 12. Architecture of Input\_data signal

We use a barrel shifter to generate the Input\_data signal. Input\_data is set to {R2, R1}, where R1 and R2 are 32-bit registers. If forward is not equal to 2, we will update the Input\_data signal with 32-bit Input\_bitstream signal.

#### 3.4. Bitstream Preprocessing Logics

In this section, we discusses the design of the bitstream parsing front-end logics used to extract the bit patterns from the bitstream to make it easier for the CAVLD logic to convert the bit patterns to syntax elements.

#### 3.4.1. First One Detector

This module computes the number of leading zeros in the input bitstream.

#### 3.4.1.1. Interface of First One Detector

The interface of the first one detector is shown in Fig 13, and the interface signals are explained as follows.

- enable is a 3-bit input signal indicates which module needs leading zeros of input bitstream.
- input\_data is a 16-bit input signal indicates the input bitstream.
- Leading\_zeros is a 5-bit output signal indicates the number of leading zeros of input data.
- fod\_ok is a 2-bit output signal indicates whether this module is finished or not. If the Coeff\_token module used this module, the value of fod\_ok is set to 1, else if the level module used this module, the value of fod\_ok is set to 2.



Fig 13. interface of first one detector
#### 3.4.1.2. Architecture of First One Detector

The architecture of the first one detector is shown in Fig 14. Priority\_1, Priority\_2, Priority\_3, Priority\_4 encode first '1' position in each four bits of input\_data signal. Four non-equal gates test whether there is a '1' among the four bits of input\_data signal or not. Priority\_5 encodes the first '1' position in the output of four non-equal gates. The output of Priority\_1 ~ Priority\_5 are the numbers of leading zeros of the each four bits. And then we use the output of Priority\_5 to select the output of Priority\_1 ~ Priority\_4 called temp\_output, and we combined the output of Priority\_5 and temp\_output[1:0] as the number of leading zeros of input\_data.



Fig 14. Architecture of first one detector

The architecture of Priority\_1 ~ Priority\_5 is shown in Fig 15.



Fig 15. Architecture of Priority\_1 ~ Priority\_5

The output of Priority\_1 ~ Priority\_5 are the numbers of leading zeros of the each four bits of input\_data.

#### 3.4.2. Switch Input Module

We divide the switch input module into two cases: switch\_input\_1 and switch\_input\_2. The switch\_input\_1 module is used to get the unused bitstream of the input\_data, ex. If the input\_data is 0011000101..., the 0011 of the input\_data is used, so the output of the switch\_input\_1 module is 000101.... And the switch\_input\_2 module is used to get the unused bitstream not including leading zeros of the output of the switch\_input\_1 module, ex. If the output of the switch\_input\_1 module is 000101...., so the output of the switch\_input\_2 module is 101....

#### 3.4.2.1. Switch\_input\_1 Module

#### 3.4.2.1.1. Interface of Switch\_input\_1 Module

The interface of the switch\_input\_1 module is shown in Fig 16, and the interface signals are explained as follows.

- input\_data is a 64-bit input signal indicates the bitstream we will decode.
- Shift\_count is a 6-bit input signal indicates the number of bits is used in input\_data signal and which is used to get the unused bitstream of the

input\_data signal as the switch\_output\_1 signal.

- Coeff\_token\_enable, Trailing\_ones\_enable, Level\_enable, Total\_zeros\_enable, and Run\_before\_enable are each 1-bit input signal indicates which decoding module is working on this time.
- switch\_output\_1 is a 20-bit output signal indicates the first 20-bit unused bitstream of the input\_data signal.
- si1\_ok is a 3-bit output signal indicates whether this module is finished or not, and this signal is used to enable Coeff\_token, Trailing\_ones, Level, Total\_zeros or Run\_before module.



Fig 16. Interface of switch\_input\_1 module

3.4.2.1.2. Architecture of switch\_input\_1 Module

The sil\_ok signal is generated by the logic shown in Fig 17.



Fig 17. Architecture of sil\_ok signal

The value of the si1\_ok signal is depending on {Coeff\_token\_enable, Trailing\_ones\_enable, Level\_enable, Total\_zeros\_enable, Run\_before\_enable}.

The switch\_output\_1 signal is generated by the logic shown in Fig 18.



Fig 18. Architecture of switch\_output\_1 signal

To get the first 20-bit unused bitstream of the input\_data signal, we looked up a fixed 2x64 2-D table indexed of enable and Shift\_count.

3.4.2.2. Switch\_input\_2 Module

3.4.2.2.1. Interface of switch\_input\_2 Module

The interface of the switch\_input\_2 module is shown in Fig 19, and the interface signals are explained as follows.

- enable is a 2-bit input signal which connects the fod\_ok output signal of first one detector module. Only Coeff\_token module uses this module.
- switch\_output\_1 is a 20-bit input signal which connects the switch\_output\_1 output signal of switch\_output\_1 module.
- Leading\_zeros is a 5-bit input signal which connects the Leading\_zeros output signal of first one detector module.
- switch\_output\_2 is a 4-bit output signal indicates the first 4-bit unused bitstream not including leading zeros of the switch\_input\_1 signal.
- ok is a 1-bit output signal indicates whether this module is finished or not.



Fig 19. interface of switch\_input\_2

3.4.2.2.2. Architecture of switch\_input\_2 Module

The switch\_output\_2 signal is generated by the logic shown in Fig 20.



Fig 20. Architecture of switch\_output\_2 signal

To get the first 4-bit unused bitstream not including leading zeros of the switch\_input\_1 signal, we looked up a fixed 2x32 2-D table indexed of enable and Leading\_zeros.

## 3.5. Coeff\_token Decoder

This module decodes both the total number of nonzero coefficients (Total\_coeff) and the number of trailing  $\pm 1$  values (Trailing\_ones). Total\_coeff can be anything from 0 to 16 for 4x4 blocks, 0 to 4 for 2x2 blocks and Trailing\_ones can be anything from 0 to 3. If there are more than three trailing  $\pm 1$ s, only the last three are treated as trailing ones and others are treated as normal coefficients. When Total\_coeff is equal to 0, only this module is required.

#### 3.5.1. Interface of Coeff\_token Decoder

The interface of Coeff\_token Decoder is shown in Fig 21, and the interface signals are explained as follows:

- vlcnum is a 3-bit input signal which is used to select the look-up tables for decoding coeff\_token for a 4x4 block or a 2x2 block.
- Coeff\_token\_enable is a 1-bit input signal to enable coeff\_token module.
- switch\_output\_1 is a 20-bit input signal which connects the switch\_output\_1 output signal of switch\_output\_1 module.
- Leading\_zeros is a 5-bit input signal which connects the Leading\_zeros output signal of first one detector module.
- fod\_ok is a 2-bit input signal which connects the fod\_ok output signal of first one detector module.
- Coeff\_token\_ok is a 1-bit output signal indicates whether this module is finished or not.
- Total\_Coeff is a 5-bit output signal indicates the total number of nonzero coefficients.
- Trailing\_ones is a 2-bit output signal indicates the number of trailing ±1 values.
- Num\_of\_bits\_coeff\_token is a 5-bit output signal indicates the number of bits be consumed of input bitstream in this module.



Fig 21. Interface of Coeff\_token Decoder

3.5.2. Architecture of Coeff\_token Decoder



Fig 22. vlcnum logic in Fig 21

The vlcnum signal is generated by the logic shown in Fig 22.

There are four choices of look-up tables for decoding the coeff\_token of a 4x4 block, three variable-length code tables (vlcnum = 0, 1, 2) and a fixed-length code table (vlcnum = 3), The choice of table depends on the number of non-zero coefficients in the left and top previously decoded blocks, nA and nB. There is a variable-length code table (vlcnum = 4) to use for decoding coeff\_token for a 2x2 block. If upper and left blocks nB and nA are both available, i.e. in the same slice, nC = round ((nA+nB)/2). If only the upper is available, nC = nB; if only the left block is

available, nC = nA; if neither is available, nC = 0. And then we looked up tables indexed by nC to decide the vlcnum output signal.

nC	vlcnum
0,1	0
2,3	1
4,5,6,7	2
8 or above	3

Table 1.Table in Fig 22

If there are small than eight non-zero coefficients in neighboring blocks, the Total\_coeff, Trailing\_ones and Num\_of\_bits\_Coeff\_token signal are generated by the logic shown in Fig 23.



#### Fig 24. output logic2 in Fig 21

If there are more than eight non-zero coefficients in neighboring blocks, we used a fixed six bit coding. Be different with output logic1, output logic2 used a simple combinational logic to replace looking up a fixed-length table. The Total\_coeff, Trailing\_ones and Num\_of\_bits\_Coeff\_token signal are generated by the logic shown in Fig 24.

## 3.6. Trailing\_ones Calculator

Number of trailing ones is calculated in the Coeff\_token module. The sign of each trailing one is decoded using one bit from the bitstream. Bit 0 is assigned for +1 and bit 1 is assigned for -1. This module is starting in reverse order, so that the highest frequency trailing one comes first. If the number of trailing  $\pm 1$  values is equal to 0, we will skip this process.

#### 3.6.1. Interface of Trailing\_ones Calculator

The interface of Trailing\_ones Calculator is shown in Fig 25, and the interface signals are explained as follows:

- Trailing\_ones\_count\_in is a 2-bit input signal indicates how many trailing ones are decoded before this module.
- Temp\_Trailing\_ones is a 2-bit input signal indicates the total number of trailing ±1 values.
- switch\_output\_1 is a 20-bit input signal which connects the switch\_output\_1 output signal of switch\_output\_1 module.
- si1\_ok is a 3-bit input signal which connects the si1\_ok output signal of switch\_input\_1 module to enable this module.
- Trailing\_ones\_count\_out is a 2-bit output signal indicates how many trailing

ones are decoded after this module.

- Trailing\_ones\_ok is a 1-bit output signal indicates a trailing one is decoded.
- Trailing\_ones\_total\_ok is a 1-bit output signal indicates all training ones of 4x4 block or 2x2 block are decoded.
- Output\_Trailing\_ones is a 16-bit output signal indicates the value of trailing one.
- Num\_of\_bits\_Trailing\_ones is a 1-bit output signal indicates the number of bits be consumed of input bitstream in this module.



## 3.6.2. Architecture of Trailing\_ones Calculator

Num\_of\_bits\_Trailing\_ones is always setting to 1.

The Output\_trailing\_ones signal is generated by the logic shown in Fig 26.



Fig 26. Architecture of Output\_trailing\_ones

The Trailing\_ones\_ok and Trailing\_ones\_total\_ok signals are generated by the logic shown in Fig 27.



Fig 27. Architecture of Trailing\_ones\_ok and Trailing\_ones\_total\_ok

If a trailing one is decoded in this time, Trailing ones ok is set to 1, otherwise, Trailing\_ones\_ok is set to 0. And if all training ones of 4x4 block or 2x2 block are decoded. the words. Temp\_Trailing\_ones on other is equal to Trailing\_ones\_count\_out, Trailing\_ones\_total\_ok otherwise, is to 1. set Trailing ones total ok is set to 0. ATTELLED.

## 3.7. Level Decoder



The level (sign and magnitude) for each remaining non-zero coefficient in the block is decoded in reverse order, starting with the highest frequency. Each level which is Golomb based structured can be represented as 0...01xx...xs. The "0...01" is the prefix, and "xx...xs" is the suffix.

#### 3.7.1. Interface of Level Decoder

The interface of Level Decoder is shown in Fig 28, and the interface signals are explained as follows.

- Input\_data is a 63-bit input signal indicates the input bitstream.
- Shift\_count is a 6-bit input signal indicates the number of bits is used in Input\_data signal and which is used to get the unused bitstream of the input\_data signal.
- Total\_Coeff is a 5-bit input signal indicates the total number of nonzero

coefficients.

- Trailing\_ones is a 2-bit input signal indicates the number of trailing ±1 values.
- Suffix\_Length\_in is a 3-bit input signal indicates the length of the suffix before this module.
- Level\_Prefix\_in is a 16-bit input signal indicates the Leading\_zeros, which is only used when the leading\_zeros is greater than or equak to 15.
- Level\_count\_in is a 5-bit input signal indicates how many normal coefficients not including trailing ones are decoded before this module.
- Leading\_zeros is a 5-bit input signal indicates the number of leading zeros of Input\_data.
- fod\_ok is a 2-bit input signal which connects the fod\_ok output signal of first one detector module.
- Level\_ok is a 1-bit output signal indicates a normal coefficient is decoded.
- Level\_total\_ok is a 1-bit output signal indicates all normal coefficients of 4x4 block or 2x2 block are decoded.
- Num\_of\_bits\_Level is a 6-bit output signal indicates the number of bits be consumed of input bitstream in this module.
- Output\_Level is a 16-bit output signal indicates the value of level.
- Prefix\_greater\_than\_15 is a 1-bit output signal indicates whether the value of Leading\_zeros is greater than or equal to 15 or not.
- Suffix\_Length\_out is a 3-bit output signal indicates the length of the suffix after this module.
- Level\_Prefix\_for\_Prefix\_greater\_than\_15\_out is a 15-bit output signal indicates the temp Leading\_zeros of this normal coefficient we will decode,
- Level\_count\_out is a 5-bit output signal indicates how many normal



coefficients not including trailing ones are decoded after this module.

Fig 29. level prefix logic in Fig 28

The Prefix\_greater\_than\_15 and Level\_Prefix\_for\_Prefix\_greater\_than\_15\_out signals are generated by the logic shown in Fig 29.

If Leading\_zeros is equal to 16, Prefix\_greater\_than\_15 is set to 1 and Level\_Prefix\_for\_Prefix\_greater\_than\_15\_out is set to (Leading\_zeros +

Level\_prefix\_.in).



Fig 30. num of bits logic in Fig 28

The Num\_of\_bits\_Level and Level\_Suffix\_Size signals are generated by the logic shown in Fig 30.

The length of the LevelSuffix, Level\_Suffix\_Size, is decided by the following rules:

1. If Level\_Prefix is small than 15, Level\_Suffix\_Size is set to suffixLength;

2. If Level\_Prefix is equal to 14 and suffixLength is equal to 0, Level\_Suffix\_Size is set to 4.

 If Level\_Prefix greater than or equal to 15, Level\_Suffix\_Size is set to (Level\_Prefix - 3).

Num\_of\_bits\_Level is set to (Level\_Suffix\_Size + Leading\_zeros + 1).



Fig 31. level suffix logic in Fig 28

The Level\_Suffix signal is generated by the logic shown in Fig 31.

# If Level\_suffix\_Size is greather than 0, Level\_Suffix is set to (Input\_data << (Shift\_count + Leading\_zeros + 1)).



Fig 32. output level logic in Fig 28

The Output\_level signal is generated by the logic shown in Fig 32.

The value of level, Level\_Code, is reconstructed according to the following procedure:

1. If Level\_Prefix is greater than 15, Level\_Code is set to (15 << suffixLength), otherwise, Level\_Code is set to (Level\_Prefix << suffixLength)

2. If Suffix\_Length\_in is greater than 0 or Level\_Prefix is greater than or equal to 14, Level\_Code is set to (Level\_Code + Level\_suffix).

3. If Level\_Prefix is greater than or equal to 15 and suffixLength is equal to 0, Level\_Code is set to (Level\_Code + 15).

4. If Level\_Prefix is greater than or equal to 16, Level\_Code is set to (Level\_Code + (1 << (Level\_Prefix - 3) - 4096)).

5. If Level\_Prefix is small than 15 and suffixLength is equal to 0, Level\_Code is set to (Level\_Code + 2).

6. If Level\_Code[0] is equal to 0, which means Level\_code is positive, Level\_Code is set to ((Level\_Code + 2) >> 1), otherwise, Level\_Code is set to ((-Level\_Code - 1) >> 1).

7. Output\_Level is set to Level\_Code.



Fig 33. suffix length logic in Fig 28

The Suffix\_Length\_out signal is generated by the logic shown in Fig 33

The suffix\_Length may be between 0 and 6 bits and suffix\_Length is adapted depending on the magnitude of each successive coded level. The choice of suffix\_Length is adapted as follows:

1. Initialize suffix\_length to 0 (unless there are more than 10 non-zero

coefficients and less than three trailing ones, in which case initialize to 1),

2. Decode the highest-frequency non-zero coefficient.

3. If the magnitude of this coefficient is larger than a predefined threshold, increment suffix\_Length. (If this is the first level to be decoded and suffix\_Length was initialize to 0, set suffix\_Length to 2).

In this way, the choice of suffix is matched to the magnitude of the recently-decoded coefficients. The thresholds are shown in Table 2.

Current suffix_Length	Threshold to increment suffix_Length
0	0
1	3
2	6
3	12
4 🔬	24
5	48
6	N/A (highest suffix_Length)

 Table 2. thresholds for determining whether to increment suffix\_Length



Fig 34. level ok logic in Fig 28

The level\_ok and Level\_total\_ok signal are generated by the logic shown in Fig 34.

If Prefix\_greater\_than\_15 is equal to 0, Level\_ok is set to 1. If Level\_count\_out is equal to (Total\_coeff - Trailing\_ones), Level\_total\_ok is set to 1.

## 3.8. Total\_zeros Decoder

The Total\_zeros Decoder is used to decode the total number of zeros before the last non-zero coefficient with the information of Total\_coeff at 4x4 or 2x2 blocks. We partition the tables by Total\_coeff and looked up these small variable-length tables indexed by the bitstream we will decode. If Total\_coeff is equal to 0 or Max\_coeff, we will skip this process.

#### 3.8.1. Interface of Total\_zeros Decoder

The interface of the Total\_zeros Decoder is shown in Fig 35, and the interface signals are explained as follows.

- Total\_Coeff is a 5-bit input signal indicates the total number of nonzero coefficients.
- Max\_coeff is a 5-bit input signal indicates the max number of nonzero coefficients.
- switch\_output\_1 is a 20-bit input signal which connects the switch\_output\_1 output signal of switch\_output\_1 module.
- si1\_ok is a 3-bit input signal which connects the si1\_ok output signal of switch\_input\_1 module to enable this module.
- Total\_zeros\_ok is a 1-bit output signal indicates whether this module is finished or not.
- Output\_Total\_zeros is a 4-bit output signal indicates the total number of zeros before the last non-zero coefficient in 4x4 or 2x2 blocks.
- Num\_of\_bits\_Total\_zeros is a 4-bit output signal indicates the number of bits be consumed of input bitstream in this module.



Fig 35. Interface of Total\_zeros Decoder

#### 3.8.2. Architecture of Total\_zeros Decoder



Fig 36. max coeff logic in Fig 35

The Max\_coeff signal is generated by the logic shown in Fig 36.

If Decode\_type is equal to ChromaDC, Max\_coeff is set to 4; otherwise, if Decode\_type is equal to Intra16x16AC or ChromaAC, Max\_coeff is set to 15; otherwise, if Decode\_type is equal to Intra16x16DC or Luma, Max\_coeff is set to 16;



Fig 37. output logic1 in Fig 35

if Decode\_type is not ChromaDC. The Output\_Total\_zeros and Num\_of\_bits\_Total\_zeros signals are generated by the logic shown in Fig 37.

We partition the tables to 15 tables by Total\_coeff and looked up these small variable-length tables indexed by switch\_output\_1.



Fig 38. output logic2 in Fig 35

if Decode\_type is ChromaDC. The Output\_Total\_zeros and Num\_of\_bits\_Total\_zeros signals are generated by the logic shown in Fig 38.

We partition the tables to 3 tables by Total\_coeff and looked up these small variable-length tables indexed by switch\_output\_1.

## 3.9. Run\_before Decoder

The number of zero preceding the highest non-zero coefficient (run\_before) is decoded in reverse order. A run\_before parameter is decoded for each non-zero coefficient, starting with the highest frequency, with two exceptions:

- If there are no more zeros left to decode, (i.e.  $\sum [run\_before] =$ Total\_zeros), it is not necessary to decode any more run\_before values.
- It is not necessary to decode run\_before for the final (lowest frwquency) non-zero coefficient.

There are seven sub tables for run\_before decoding. These tables are divided based on the Zero\_left which is calculated by subtracting previous run from previous Zero\_left and initialized with Total\_zeros. When Zero\_left is equal to 0, the remaining runs of rest coefficients is set to 0.

#### 3.9.1. Interface of Run\_before Decoder

The interface of Run\_before Decoder is shown in Fig 39, and the interface signals are explained as follows.

- Temp\_Total\_zeros is a 4-bit input signal which connects Output\_Total\_zeros output signal of the total\_zeros module, and it is used to initialize the value of Zero\_left.
- Zero\_left\_in is a 4-bit input signal indicates how many remaining zeros are not decoded before this module.
- switch\_output\_1 is a 20-bit input signal which connects the switch\_output\_1 output signal of switch\_output\_1 module.
- si1\_ok is a 3-bit input signal which connects the si1\_ok output signal of switch\_input\_1 module to enable this module.

- Total\_coeff is a 5-bit input signal which is used to initialize the value of Tmep\_Total\_coeff. And Tmep\_Total\_coeff is used to decide whether the final (lowest frwquency) non-zero coefficient is happened or not.
- Run\_before\_ok is a 1-bit output signal indicates a run\_before is decoded.
- Run\_before\_total\_ok is a 1-bit output signal indicates all run\_before of 4x4 block or 2x2 block are decoded.
- Zero\_left\_out is a 4-bit output signal indicates how many remaining zeros are not decoded after this module.
- Run\_before is a 4-bit output signal indicates the number of zero preceding the current non-zero coefficient
- Num\_of\_bits\_Run\_before is a 4-bit output signal indicates the number of bits be consumed of input bitstream in this module.



Fig 39. Interface of Run\_before Decoder

#### 3.9.2. Architecture of Run\_before Decoder



Fig 40. zero left logic in Fig 39

The Zero\_left signal is generated by the logic shown in Fig 40.

The Run\_before and Num\_of\_bits\_Run\_before signals are generated by the logic shown in Fig 41.

We looked up tables depend on Zero\_leet and switch\_input\_1.



Fig 41. run before logic in Fig 39

The Run\_before\_total\_ok signal is generated by the logic shown in Fig 42.

If there are no more zeros left to decode (i.e. Zero\_left\_in = Run\_before), or run\_before for the final (lowest frwquency) non-zero coefficient (i.e.

Temp\_Total\_coeff = 1), Run\_before\_total\_ok is set to 1.



Fig 42. total ok logic in Fig 39

The Zero\_left\_out signal is generated by the logic shown in Chapter 1.



Fig 43. zero left out logic in Fig 39

## 3.10. A CAVLD Decoding Example

A bitstream example for intra frame and inter frame is shown in Table 3 and Table 4. The entropy encoding method of Luma4x4, ChromaDC and ChromaAC SEs are CAVLC, so we decode these SEs using the proposed CAVLD logic, and the entropy encoding method of other SEs are UVLC which is very simple, so we decode these SEs using software.

Bit Stream 100010111111000010001110010111101101					
SE name	bit pattern		SE value		
mb_type		1	0 (intra4x4)		
Intra4x4_pred_	mode	0001	1 ]		
				► total num: 16	
Intra4x4_pred_mode		0111	7	j	
intra_chroma_	intra_chroma_pred_mode 1		0 (DC)		
coded block pattern		1	47 (CBP Luma = 15,		
			CBP Chroma = 2)		
mb_qp_delta		1	0		
Luma4x4	)	000010	total num: 16		
ChromaDC	CAVLD			total num: 2	
	J		total num: 8		

 Table 3.
 bitstream example for Intra frame

Bit Stream 1001010111111010001011000001111001011				
SE name		bit pattern	SE value	
mb_skip_ru	kip_run 1 0 (non-skipper		0 (non-skipped	MB)
mb_type		00101	4 (P_8x8ref0)	
sub_mb_ty	ре	011	2 (P_L0_4x8)	
sub_mb_ty	ре	1	0 (P_L0_8x8) total num: 3	
mvd_l0		1	0 (horizontal) ך	
				total num
mvd_l0		010	1 (vertical)	: 10
coded bloc	k	00101	4 (CBPLuma =	4,
pattern			CBP Chroma = 0)	
mb_qp_delf	ta	1	0	
Luma4x4	CAVLD	00000111	total num: 4	0

#### Table 4. bitstream example for Inter frame

An example for Coeff\_token decoder is shown in Fig 44. If we have an input bitstream 000010001110010111101101..., this stream will be processed with switch\_input\_1 logic, first-one detector logic and switch\_input\_2 logic, we can get the Si2\_out like this: 10001110010111101101.... Then we use nc, the first four bit of Si2\_out, 1000, and Leading\_zeros as input singals of output logic1 to get the Total\_coeff and Trailing\_ones of the 4x4 block, and number of bits we used in stream

of Coeff\_token decoder,

The stream was partitioned into two sub-streams by underscore, the sub-stream before underscore, 0000100, stands for used bitstream, and the other sub-stream after underscore, 01110010111101101..., stands for unsed bitstream.



An example for Trailing\_ones decoder is shown in Fig 45. Because we get the Trailing\_ones of the 4x4 block in Coeff\_token decoder, so we need to decide the signs of three trailing ones, and put these trialing ones into output\_array.



Fig 45. example for Trailing\_ones decoder

An example for Level decoder is shown in Fig 46 and Fig 47. We need to decode two levels in this example. First, we use the origin stream as input signal to switch\_input\_1 logic to get the Si1\_out which stands for the unused stream in original stream, and then Si1\_out is processed with level prefix, num of bits, level suffix and output level logics to get the Output\_Level, and put the Output\_Level into output\_array.





An example for Total\_zeros decoder is shown in Fig 48. We use Total\_coeff and Si1\_out as input signals to output logic1 to get the total number of zeros before the last coefficient and number of bits we used in Si1\_out of Total\_zeros decoder,



stream: 000010001110010111\_101101...

Fig 48. example for Total\_zeros decoder

An example for Run\_before decoder is shown in Fig 49 ~ Fig 52. We use the Zero\_left and Si1\_out as input signals to run before logic to get Run\_before for each non-zero coefficient and number of bits we used in Si1\_out of Run\_before decoder. Then we insert the same number of zeros as Run\_before of each non-zero coefficient and put them in output\_array.



Fig 49. example for Run\_before decoder (1/4)



output\_array: 3, 1, -1, -1, 0, 1

Fig 50. example for Run\_before decoder (2/4)

stream: *000010001110010111101*\_101··· Si1\_out: 101···







Fig 52. example for Run\_before decoder (4/4)

It is not necessary to decode run\_before for the final (lowest frequency) non-zero coefficient, so we put the remaining zeros in front of the final (lowest frequency) non-zero coefficient, and the output\_array is: 0, 3, 0, 1, -1, -1, 0, 1. The final 4x4 coefficient block we decoded is

0	3	-1	0
0	-1	1	0
1	0	0	0
0	0	0	0



# **Chapter 4. Design of the CABAD Logic**

As mentioned in section 1.2, the target platform is a LEON3-based FPGA development board (shown in Fig 3.). In this chapter, we will present our design of the CABAD logic and how it is integrated into the LEON platform. First, in section 4.1, we present the CABAD algorithm and give a example for this algorithm. In section 4.2, we present the overall architecture of the CABAD logic and its interface to the LEON processor and the memory subsystem. In section 4.3, we will present the binary arithmetic coding including normal decoding process, bypass decoding process and final decoding process. In section 4.4, we will present the initialization of context variables. In section 4.5, we will present the state controller for each syntax element controller. Then, we will present each syntax element decoding component of CABAD which converts the bit patterns to syntax elements, including MB Skip Flag (section 4.6), MB Type (section 4.7), Sub MB Type (section 4.8), Intra Prediction Mode for Luma4x4 (section 4.9), Intra Prediction Mode for Chroma (section 4.10), Reference Frame Index (section 4.11), Motion Vector Difference (section 4.12), Coded Block Pattern (section 4.13), MB Based Quantization Parameter (section 4.14), Coded Block Flag (section 4.15), Significant Map (section 4.16) and Level Information (section 4.17). In section 4.18, we will give a CAVLD decoding example.

## 4.1. Introduction to the CABAD Entropy Decoder

#### 4.1.1. Algorithm of CABAD

The algorithm of CABAD is described as follows:

Step 1. Context and probability modeling:

The H.264 standard defines an extensive set of context information

associated with syntax elements (SEs). In this step, context modeling selects the context index according to which SE is to be decoded and the previously decoded syntax information from top, left, or the current macroblock (MB).

Step 2. Binary arithmetic decoding:

In this step, the CABAC decoder decodes one bin of the bitstream and updates probability model.

Step 3. Binarization:

In this step, binarization is in charge of checking if the successive decoded bin (or bit) is in bin string. If not, the decoder will keep on decoding next bin. If yes, the decoder is prepared to decode the next SE.

After the introduction of RTL model of CAVLD logic, we will give a example in section 4.18.

## 4.2. Overall System Architecture

#### 4.2.1. AMBA AHB BUS Wrapper for CABAD

In this section, the bus wrapper module of the CABAD logic for AMBA AHB bus protocol is similar to that described in 3.2.1. The main difference is that the bus wrapper module of the CABAD logic includes one block RAM which stores Ctx->MPS and Ctx->state for each symbol during the CABAD decoding process, as shown in Fig 53.





## 4.2.2. CABAD Top Module

CABAD top module includes all of the CABAD components. The interface and the architecture of the CABAD top module are shown in Fig 54, and the interface signals are explained as follows.

- a, b are each 8-bit input signal indicates the information needed for almost syntax element controllers. i.e. information for left and top macro-block of current macro-block.
- MVD\_component is a 1-bit input signal indicates deciding the Ctx\_id of MVD syntax element.
- top\_value\_in, top\_range\_in, and top\_Dbitsleft\_in are 25-bit, 9-bit and 5-bit input signals using for AC engine.
- which\_SE is a 5-bit input signal indicates which syntax element is decoding on this time.
- next\_16bits is a 16-bit input signal from the bitstream we will decode. If

AC\_Dbitsleft\_in is small or equal the number of bits to be consumed in AC engine, we will combine this signal with offset indicates output signal AC\_value\_out.

- slice\_type is a 2-bit input signal indicates the type of the current slice which is decoded. There are four types of slice: I\_slice, SI\_slice, P\_slice and B\_slice..
- input\_next\_16bits\_ok is a 1-bit input signal indicates the value of next\_16bits is updated or not. If yes, the value of input\_next\_16bits\_ok is equal to 1, otherwise, the value of input\_next\_16bits\_ok is equal to 0.
- initial\_ram is a 1-bit input signal to enable Context variable Initialization..
- img\_qp is a 8-bit input signal indicates the quantized parameter of the current slice which will be decoded
- model\_number is a 2-bit input signal corresponding to fixed decision for inter slices. The value of model\_number can be 0, 1 and 2.
- last\_dquant\_in is a 8-bit input signal which is indicating for the preceding macro-block of current macro-block in decoding order.
- fld is a 1-bit input signal indicates the method of scanning in macro-block is zig-zag scan or interlace scan.
- ram1\_dout is a 16-bit input signal indicates the Ctx->state and Ctx->MPS from the Context Models RAM.
- Coeff\_in is a 16-bit input signal. Each bit of this signal indicates there is zero or non-zero coefficient in corresponding position in a given scanning order for a block. If there is a non-zero coefficient in corresponding position, the corresponding bit of Coeff\_15\_to\_0 is set to 1, otherwise, the corresponding bit of Coeff\_15\_to\_0 is set to 0.
- use\_next\_16bits\_wire is a 1-bit output signal indicates requesting the

processor to update the value of next\_16bits.

- top\_value\_out\_wire, top\_range\_out\_wire and top\_Dbitsleft\_out\_wire are 25-bit, 9-bit and 5-bit output signals from syntax element controllers.
- SE\_value1\_wire and SE\_value2\_wire are each 8-bit output signals indicates the value of the syntax element we decoded.
- SE\_context\_wire is a 8-bit output signal indicates the type of current macro-block.
- initial\_ram\_ok is a 1-bit output signal indicates end of Context variable Initialization.
- SE\_OK\_wire is a 1-bit output signal indicates whether we have finished decoding one syntax element or not.
- last\_dquant\_wire is a output signal indicates the value of dquant.
- ram1\_din\_wire is a 16-bit output signal indicates the context variables which will be stored in block ram.
- ram1\_addr\_wire is a 10-bit output signal indicates the location of the context variables which will be stored in block ram.
- ram1\_we\_wire is a 1-bit output signal to enable the block ram for context variables.
- Coeff\_0\_out ~ Coeff\_15\_out are each 16-bit output signal indicating the value of the significant coefficients in corresponding position of a block.



Fig 54. Overall architecture of the CABAD top module

## 4.3. Binary Arithmetic Coding

The principle of binary arithmetic coding is based on recursive interval subdivision of the interval which is called R (Range). The interval is subdivided into two subintervals according to the given estimation of the probability  $P_{LPS}$  of Least Probable Symbol (*LPS*): one interval is  $rLPS = R \cdot P_{LPS}$  which is assigned to the *LPS*, and the other interval is rMPS = R - rLPS, which is assigned to the *MPS*. Depending on offset falls into rLPS (*LPS occur*) or rMPS (*MPS occur*), the corresponding subinterval is chosen as the new interval.

In practical implementation of a binary arithmetic codec, there are two main
factors determine the throughput. The first one is the multiplication operation in the expression  $rLPS = R \cdot P_{LPS}$ , which calculates the interval subdivision. The other one is the update of new probability  $P_{LPS}$ . CABAD inherits the table-based mechanism in Q-coder but provide better compression efficiency. In CABAD, in order to decrease the complexity of computing  $R \cdot P_{LPS}$ , the multiplication results are pre-stored in a fixed table. Range value is approximated by four quantized values using an equal-partition of the whole range  $2^8 \le R \le 2^9$  into four cells. The value of  $P_{LPS}$  is approximated by 64 quantized values indexed by the 6-bit state value. According to above terms, the approximated subinterval range values rLPS is table-based by looking up from a 4x64 2D table. State value is updated after decoding each bin by looking up a fixed table indexed of original state and MPS\_or\_LPS\_occur which decides the new subinterval is rLPS or rMPS. To used fixed precision integer arithmetic, the range and offset must be renormalized after decoding each bin. During the renormalization process, the range is left shift to guarantee the most significant bit Manna Manna of range is always 1.

The binary arithmetic coding in Context-based Adaptive Binary Arithmetic Decoding (CABAD) is divided into three different processes: normal decoding process, bypass decoding process and final decoding process. Each decoding process is explained as follows.

### 4.3.1. Normal Decoding Process (AC\_Regular\_mode)

This process is invoked to decode a Bin as output in almost syntax element controllers. It takes dynamically estimating probability  $P_{LPS}$  and Most Probable Symbol as inputs to decide the output value of Bin, and it may consume multiple bits of bitstream we will decode in renormalization.

#### 4.3.1.1. Interface of Normal Decoding Process

The interface of normal decoding process is shown in Fig 55, and the interface signals are explained as follows.

- AC\_Enable\_regular is a 1-bit input signal to enable this normal decoding process.
- AC\_state\_in is a 6-bit input signal indicates dynamically estimating probability  $P_{LPS}$ . The value of  $P_{LPS}$  is approximated by 64 quantized value indexed by this signal.
- AC\_range\_in is a 9-bit input signal indicates the interval of this decoding process, and the value of this signal is must greater and equal than 2<sup>8</sup> and small than 2<sup>9</sup>.
- AC\_Dbitsleft\_in is a 5-bit input signal indicates how many bits are not consumed to be offset in AC\_value\_in signal.
- AC\_value\_in is a 25-bit input signal composed of 9-bit offset and some bits from bitstream and the length is AC\_Dbitsleft\_in. The advantage of doing this is saving lots of memory access to get bits from bitstream in renormalization.
- AC\_MPS\_in is a 1-bit input signal indicates the Most Probable Symbol.
- AC\_bitstream\_next\_16bits is a 16-bit input signal from the bitstream we will decode. If AC\_Dbitsleft\_in is small or equal the number of bits to be consumed in decoding process, we will combine this signal with offset indicates output signal AC\_value\_out.
- OK\_AC\_regular is a 1-bit output signal indicates end of this process. This process can be done in only one cycles, so when AC\_Enable\_regular is set to 1 in this cycles, OK\_AC\_regular is set to 1 in next cycles

- AC\_range\_out(9-bits), AC\_state\_out(6-bit), AC\_Dbitsleft\_out(5-bit), AC\_value\_out(25-bit), AC\_MPS\_out(1-bit) and AC\_Bin\_out(1-bit) are output signals, and the value of these are computed by AC\_range\_in, AC\_state\_in, AC\_Dbitsleft\_in, AC\_value\_in, AC\_MPS\_in and AC\_MPS\_in input signals and some internal signals shown in Fig 55.
- Use\_AC\_bitstream\_next\_16bits is a 1-bit output signal indicates whether the AC\_bitstream\_next\_16bits has used or not.



Fig 55. Interface of normal decoding process



### 4.3.1.2. Flow Chart of Normal Decoding Process

Fig 56. Flow chart of normal decoding process

The flow chart of normal decoding process is shown in Fig 56.

4.3.1.3. Architecture of Normal Decoding Process





The MPS\_or\_LPS\_occur signal is generated by the logic shown in Fig 57.

To get the value of rLps, we looked up a fixed 64x4 2-D table indexed of AC\_state\_in and AC\_range\_in[7:6]. Because AC\_range\_in is composed of rLps and rMps(MPS\_range), so MPS\_range is equal to (AC\_range\_in – rLps). To decide the value of MPS\_or\_LPS\_occur, we compared the value of AC\_range\_in with offset in AC\_value\_in. If offset is greater than AC\_range\_in, MPS\_or\_LPS\_occur is set to 0 indicating MPS-occur. Otherwise, MPS\_or\_LPS\_occur is set to 1 indicates LPS-occur.



Fig 58. state logic in Fig 55

The AC\_state\_out signal is generated by the logic shown in Fig 58.

To get the value of AC\_state\_out, dynamically estimating probability  $P_{LPS}$  for next decoding process, we looked up a fixed 64x2 2-D table indexed of AC\_state\_in and MPS\_or\_LPS\_occur.



Fig 59. range logic in Fig 55

The AC\_range\_out signal is generated by the logic shown in Fig 59.

AC\_range\_out is depending on how many bits are needed in renormalization of MPS\_range or rLps.

If MPS occur, we have only zero or one bit in renormalization, so AC\_range\_out is set to MPS\_range or (MPS\_range << 1). Otherwise, if LPS-occur, we looked up a fixed table indexed of rLps to get renorm, so AC\_range\_out is set to (rLps << renorm).



Fig 60. dbitsleft logic in Fig 55

The AC\_Dbitsleft\_out signal is generated by the logic shown in Fig 60.

If there are not enough bits in AC\_value\_in signal to consume of next decoding process, the value of AC\_Dbitsleft\_out will need to add 16.



Fig 61. MPS logic in Fig 55

The AC\_MPS\_out signal is generated by the logic shown in Fig 61.

if LPS-occur and AC\_state\_in is equal to zero, AC\_MPS\_out is a inverse of AC\_MPS\_in. Otherwise, AC\_MPS\_out is set to AC\_MPS\_in.



The AC\_Bin\_out signal is generated by the logic shown in Fig 62.

AC\_Bin\_out is depending on LPS-occur or MPS-occur, if LPS-occur, AC\_Bin\_out is a inverse of AC\_MPS\_in. Otherwise, AC\_Bin\_out is set to AC\_MPS\_in.



Fig 63. value logic in Fig 55 The AC\_value\_out signal is generated by the logic shown in Fig 63. If MPS-occur, AC\_value\_out is set to AC\_value\_in or ((AC\_value\_in << 16) | AC\_bitstream\_next\_16bits) depending on the value of AC\_DbitsLeft\_temp. if LPS-occur, AC\_value\_out is set to value\_temp or ((value\_temp << 16) |

AC\_bitstream\_next\_16bits) depending on the value of (AC\_Dbitsleft\_in - renorm).



If there are not enough bits to consume in AC\_value\_in signal of next decoding process, Use\_AC\_bitstream\_next\_16bits is set to 1. Otherwise, Use\_AC\_bitstream\_next\_16bits is set to 0.

## 4.3.2. Bypass Decoding Process (AC\_Bypass\_mode)

This process is invoked to decide the sign value of motion vector and level, or it is invoked in unary/k-th order Exp-Golomb (UEGK) binarzation process of motion vector and level information syntax element controllers.

As the different as normal decoding process, the value of dynamically estimating probability  $P_{LPS}$  is set to 0.5. It directly read one bit from the bitstream and produces

one Bin as output. So we don't need the information about dynamically estimating probability  $P_{LPS}$  and Most Probable Symbol.

### 4.3.2.1. Interface of Bypass Decoding Process

The interface of bypass decoding process is shown in Fig 65, and the interface signals are similar with normal decoding process, so we don't explain these signals here.



Fig 65. Interface of bypass decoding process

4.3.2.2. Flow Chart of Bypass Decoding Process



Fig 66. Flow chart of bypass decoding process

The flow chart of bypass decoding process is shown in Fig 66.

4.3.2.3. Architecture of Bypass Decoding Process



Fig 67. dbitsleft logic in Fig 65

The AC\_Dbitsleft\_out signal is generated by the logic shown in Fig 67.

If  $(AC_Dbitsleft_in - 1)$  is greater than 0,  $AC_Dbitsleft_out$  is set to  $(AC_Dbitsleft_in - 1)$ . Otherwise,  $AC_Dbitsleft_out$  is set to 16.



The Use\_AC\_bitstream\_next\_16bits signal is generated by the logic shown in Fig 68.

Use\_AC\_bitstream\_next\_16bits is depending on whether there are enough bits to consume in AC\_value\_in signal of next decoding process or not. If yes, Use\_AC\_bitstream\_next\_16bits is set to 0. Otherwise, Use\_AC\_bitstream\_next\_16bits is set to 1.



Fig 69. value logic in Fig 65

The AC\_value\_out signal is generated by the logic shown in Fig 69.

If there are not enough bits to consume in AC\_value\_in signal of next decoding process, temp\_of\_AC\_value\_out is set to ((AC\_value\_in << 16) | AC\_bitstream\_next\_16bits). Otherwise, temp\_of\_AC\_value\_out is set to AC\_value\_in. And then if AC\_range\_in is greater than the offset in temp\_of\_AC\_value\_out signal, AC\_value\_out is set to temp\_of\_AC\_value\_out. Otherwise, AC\_value\_out is set to (temp\_of\_AC\_value\_out - (AC\_range\_in << AC\_Dbitsleft\_out)).



Fig 70. Bin logic in Fig 65

The AC\_Bin\_out signal is generated by the logic shown in Fig 70. If AC\_range\_in is greater than the offset in temp\_of\_AC\_value\_out signal, AC\_Bin\_out is set to 0. Otherwise, AC\_Bin\_out is set to 1.

## 4.3.3. Final Decoding Process (AC\_Final\_mode)

This process is invoked to decode of end\_of\_slice\_flag and the bin indicating the I\_PCM mode. It directly read one bit from the bitstream and produces one Bin as output.

As the similar as bypass decoding process, we don't need the information about dynamically estimating probability  $P_{LPS}$  and Most Probable Symbol.

### 4.3.3.1. Interface of Final Decoding Process

The interface of final decoding process is shown in Fig 71, and the interface signals are similar with normal decoding process, so we don't explain these signals

here.



Fig 72. Flow chart of the final decoding process

The flow chart of final decoding process is shown in Fig 72.

#### 4.3.3.3. Architecture of Final Decoding Process



Fig 73. Bin logic in Fig 71

The AC\_Bin\_out signal is generated by the logic shown in Fig 73.

If AC\_range\_in\_minus\_2 is greater than the offset in AC\_value\_in signal, AC\_Bin\_out is set to 0. Otherwise, AC\_Bin\_out is set to 1.

a shiller

If AC\_Bin\_out is 1, it indicates finish decoding the current slice. Otherwise, if AC\_Bin\_out is 0, it indicates finish decoding the current macro block.



Fig 74. range logic in Fig 71

The AC\_range\_out signal is generated by the logic shown in Fig 74.

If AC\_range\_in\_minus\_2 is small or equal than the offset in AC\_value\_in signal, AC\_range\_out is set to AC\_range\_in. Otherwise, AC\_range\_out is depending on

whether the AC\_range\_in\_minus\_2 needed to renormalize. If yes, AC\_range\_out is set to (AC\_range\_in\_minus\_2 << 1). Otherwise, AC\_range\_out is set to AC\_range\_in\_minus\_2.



Fig 75. Next logic in Fig 71

The Use\_AC\_bitstream\_next\_16bits signal is generated by the logic shown in Fig 75.

Use\_AC\_bitstream\_next\_16bits is depending on whether there are enough bits to consume in AC\_value\_in signal of next decoding process or not. If yes, the value of Use\_AC\_bitstream\_next\_16bits is set to 0. Otherwise, the value of Use\_AC\_bitstream\_next\_16bits is set to 1.



#### Fig 76. value logic in Fig 71

The AC\_value\_out signal is generated by the logic shown in Fig 76.

If AC\_range\_in\_minus\_2 is greater than the offset in AC\_value\_in signal, and the most significant bit of AC\_range\_in\_minus\_2 is zero, and there are not enough bits to consume in AC\_value\_in signal of next decoding process, AC\_value\_out is set to ((AC\_value\_in << 16) | AC\_bitstream\_next\_16bits). Otherwise, AC\_value\_out is set to AC\_value\_in.



Fig 77. dbitsleft logic in Fig 71

The AC\_Dbitsleft\_out signal is generated by the logic shown in Fig 77.

If AC\_range\_in\_minus\_2 is greater than the offset in AC\_value\_in signal, and the most significant bit of AC\_range\_in\_minus\_2 is zero, AC\_Dbitsleft\_out is depending on whether there are enough bits to consume in AC\_value\_in signal of next decoding process or not. If no, AC\_Dbitsleft\_out is set to 16. Otherwise, AC\_Dbitsleft\_out is set to (AC\_Dbitsleft\_in – 1).

Otherwise, the AC\_Dbitsleft\_out is set to AC\_Dbitsleft\_in.

## 4.4. Initialization for context variables

For each context variable, there are two variables Ctx->state and Ctx->MPS which are initialized using m and n pre-stored in ROM. Ctx->state corresponds to estimating probability  $P_{LPS}$  and Ctx->MPS corresponds to the value of most probable symbol. And then we stored Ctx->state and Ctx->MPS in Block-RAM for all syntax element decoders as input information for decoding Bins. We supported 258 context variables for I\_slice, and 293 context variables for P\_slice and B\_slice.

## 4.4.1. Interface of Initialization for context variables

The interface of the context variables initialization module is shown in Fig 78, and the interface signals are explained as follows.

a shiller

- initial\_ram is a 1-bit input signal to enable context variable initialization..
- slice\_type is a 2-bit input signal indicates the type of the current slice which is decoded. There are four types of slice: I\_slice, SI\_slice, P\_slice and B\_slice.
- img\_qp is a 8-bit input signal indicates the quantized parameter of the current slice which will be decoded.
- model\_number is a 2-bit input signal corresponding to fixed decision for inter slices. The valur of model\_number can be 0, 1 and 2.
- fld is a 1-bit input signal indicates the method of scanning in macro-block is zig-zag scan or interlace scan.
- initial\_ram\_ok is a 1-bit output signal indicates end of this process.
- ram\_din is a 16-bit output signal indicates the context variables which will be stored in block ram.
- ram\_addr is a 10-bit output signal indicates the location of the context

variables which will be stored in block ram.

• ram\_we is a 1-bit output signal to enable the block ram for context variables.



Fig 78. Interface of initialization for context variables

4.4.2. Architecture of Initialization for context variables



Fig 79. ok logic in Fig 78

The initial\_ram\_ok signal is generated by the logic shown in Fig 79.

For each context variable, the Ctx->state and Ctx->MPS are initialized, and SE\_num will be increased one for each initialization. So if all of the Ctx->state and Ctx->MPS are initialized, initial\_ram\_ok will be set to 1.



Fig 80. MPS state logic in Fig 78

The Ctx->state and Ctx->MPS signals are generated by the logic shown in Fig 80.

The two values assigned to Ctx->state and Ctx->MPS for the initialization are derived from img\_qp, which is derived in equation 4.4.2.1 Given m and n,  $temp\_state = min(max(((m*max(0, img_qp))) >> 4) + n), 1), 126); eq.4.4.2.1$ 

And then the value of Ctx->state and Ctx->MPS are depending on equation 4.4.2.2.

Ctx->state = (temp\_state >= 64) ? (temp\_state - 64) : (63 - temp\_state);

 $Ctx \rightarrow MPS = (temp_state \ge 64) ? 1 : 0;$  eq.4.4.2.2



Fig 81. ram logic in Fig 78

The ram1\_din, ram1\_addr and ram1\_we signals are generated by the logic shown

in Fig 81.

We put Ctx->state and Ctx->MPS in the Context Models RAM, and the address of each Ctx->state and Ctx->MPS is SE\_num.

# 4.5. State Controller for each Syntax Element Controller

The finite state machine of each syntax element controller is shown in Fig 82.



Fig 82. State controllers for each syntax element controller

We used 7 states to decode Bins of each syntax element in the corresponding syntax element controller. If we want to use bypass or final decoding process for binary arithmetic coding, we will start in State 3, because we don't need Ctx->state and Ctx->MPS for these decoding process. Otherwise, if we want to use regular decoding process for binary arithmetic coding, we will start in State 1.

In State 1, we wanted to get Ctx->state and Ctx->MPS from Context Models RAM, and we waited them in State 2, and then we get the values of them and we output some information, ex. AC\_value, AC\_Dbitsleft, AC\_range, Enable\_AC, to enable binary arithmetic coding in State 3. To go on, in State 4, when AC is finished decoding this bin, we get the updated value of Ctx->state and Ctx->MPS if we needed and get some information from binary arithmetic coding. If the value of signal Use\_AC\_bitstream\_next\_16bits from binary arithmetic coding is 1, we will transfer to State 5 or State 6 depending on whether we will continue to decode this syntax element or not. If yes, we will transfer to State 5, else we will transfer to State 6. Otherwise, If the value of signal Use\_AC\_bitstream\_next\_16bits from binary arithmetic coding is 0, we will transfer to State 1, State 3 or State 7 depending on whether we will continue to decode this syntax element or not. If yes, we will transfer to State 1 or State 3 depending on which decoding process of binary arithmetic coding to decode next bin, else we will transfer to State 7 to finish decoding this syntax element. When we in State 5 or State 6, we will wait updated value of AC bitstream next 16bits, and then we will transfer to State1, State3 or Stare 7.

'A' through 'J' are state transition conditions, which are described as follows:

 Condition A indicates "OK\_AC\_X is equal to 0". On the other words, if OK\_AC\_X is equal to 1, we will transfer to next state. Note: the X of OK\_AC\_X can be regular, bypass or final.

- Condition B indicates the value of Use\_AC\_bitstream\_next\_16bits is equal to 0 and we will continue decoding this syntax element.
- Condition C indicates the value of Use\_AC\_bitstream\_next\_16bits is equal to 1 and we will continue decoding this syntax element.
- Condition D and Condition I indicate waiting the updated value of AC\_bitstream\_next\_16bits, if the value of AC\_bitstream\_next\_16bits is updated, we will transfer to next state.
- Condition E and Condition G indicate the value of AC\_bitstream\_next\_16bits is updated and we will transfer to next state.
- Condition F indicates the value of Use\_AC\_bitstream\_next\_16bits is equal to 1 and we will finish decoding this syntax element.
- Condition H indicates the value of Use\_AC\_bitstream\_next\_16bits is equal to 0 and we will finish decoding this syntax element.
- Condition J indicates "SE\_OK is equal to 1". Other the other words, if we finished decoding this syntax element, we will hold in this state until new syntax element comes.

# 4.6. MB Skip Flag

The value of MB Skip Flag indicates whether the current macro-block in P or B slice is skipped or not.

## 4.6.1. Interface of MB Skip Flag

The interface of MB Skip Flag is shown in Fig 83, and the interface signals are explained as follows.

• a, b are each 1-bit input signal indicates the MB Skip Flag value of the left and top neighboring macro-block.

- value\_in, range\_in, and Dbitsleft\_in are 25-bit, 9-bit and 5-bit input signals which connect to the input signals of top module or the output signals of binary arithmetic coding depending on the value of from\_top\_or\_AC.
- which\_SE is a 5-bit input signal indicates which syntax element is decoding at this time.
- slice\_type is a 2-bit input signal indicates the type of the current slice which is decoded. There are four types of slice: I\_slice, SI\_slice, P\_slice and B\_slice..
- input\_AC\_bitstream\_next\_16bits\_from\_top\_ok is a 1-bit input signal indicates the value of AC\_bitstream\_next\_16bits is updated or not. If yes, the value of input\_AC\_bitstream\_next\_16bits\_from\_top\_ok is equal to 1, otherwise, the value of input\_AC\_bitstream\_next\_16bits\_from\_top\_ok is equal to 0.
- OK\_AC\_regular is a 1-bit signal indicates AC\_Regular\_mode of binary arthimetic coding is finished.
- state\_in and MPS\_in are 6-bit and 1-bit input signals which connect to the output signals of AC\_Regular\_mode of binary arthimetic coding.
- Bin\_in and use\_AC\_bitstream\_next\_16bits\_from\_AC are 1-bit and 1-bit input signals which connect to the output signals of the binary arithmetic coding.
- ram1\_dout is a 16-bit input signal indicates the Ctx->state and Ctx->MPS from the Context Models RAM.
- use\_AC\_bitstream\_next\_16bits\_to\_top is a 1-bit output signal indicates requesting the software to update the value of AC\_bitstream\_next\_16bits.
- SE\_OK is a 1-bit output signal indicates whether we have finished decoding this syntax element or not.

- value\_out, range\_out and Dbitsleft\_out are 25-bit, 9-bit and 5-bit output signals which conncet to the output signals of top module and input signals of binary arithmetic coding.
- SE\_value1 is 8-bit output signals indicates the value of the syntax element we decoded.
- enable\_AC\_regular is a 1-bit output signal to enable AC\_Regular\_mode of binary arthimetic coding.
- state\_our and MPS\_our are 6-bit and 1-bit output signals which connect to the input signals of AC\_Regular\_mode of binary arithmetic coding.
- ram1\_din, ram1\_addr and ram1\_we are 16-bit, 10-bit and 1-bit output signals which connect to the input signals of Context Models RAM.
- from\_top\_or\_AC is a 1-bit output signal to decide the value\_in, range\_in, and Dbitsleft\_in input signals connect to the input signals of top module or output signals of binary arithmetic coding.
- last\_dquant is a 8-bit output signal indicates the value of dquant.
- We use a 75-bit common\_input signal to stand for {clk, rst, value\_in, range\_in, Dbitsleft\_in, which\_SE, slice\_type, input\_AC\_bitstream\_next\_16bits\_from\_top\_ok, OK\_AC\_regular, state\_in, MPS\_in, Bin\_in, use\_AC\_bitstream\_next\_16bits\_from\_AC, ram1\_dout },
- We use а 84-bit common\_output signal stand for to {use\_AC\_bitstream\_next\_16bits\_to\_top , SE\_OK, value\_out, range\_out, Dbitsleft out, SE value1, enable\_AC\_regular, state out, MPS out, ram1\_din, ram1\_addr, ram1\_we}, and common\_input and common\_output signal will be used in all syntax element controllers.



Fig 83. Interface of MB Skip Flag

## 4.6.2. Flow Chart of MB Skip Flag

The flow chart of MB Skip Flag is shown in Fig 84, and the binarization of MB Skip Flag is 1-bit FL coding.

The detail flow of arithmetic coding engine has described in 4.5 State Controller for each Syntax Element Controller.



Fig 84. Flow chart of MB Skip Flag

# 4.7.MB Type

The MB Type will be decoded in each macro-block in I\_slice and some macro-blocks in P\_slice and B\_slice if the macro-blocks are not skipped.

### 4.7.1. Interface of MB Type

The interface of MB Type is shown in Fig 85, and the interface signals are

explained as follows.

- common\_input and common\_output are 75-bit and 84-bit signals which be described in 4.6.1. Interface of MB Skip Flag.
- a, b are each 1-bit input signal. For I\_slice, if the MB Type of the left (or top) neighboring macro-block is not I4MB and I8MB, the value of a (or b) is equal to 1, otherwise, the value of a (or b) is equal to 0. For B\_slice, if the MB Type of the left (or top) neighboring macro-block is not B\_Direct\_16x16, the value of a (or b) is equal to 1, otherwise, the value of a (or b) is equal to 0.
- OK\_AC\_final is a 1-bit signal indicates AC\_Final\_mode of binary arthimetic coding is finished.
- enable\_AC\_final is a 1-bit output signal to enable AC\_Final\_mode of binary arthimetic coding.
- from\_top\_or\_ACr\_or\_ACf is a 2-bit output signal to decide the value\_in, range\_in, and Dbitsleft\_in input signals which connect to the input signals of top module or output signals of AC\_Regular\_mode or AC\_Final\_mode of binary arithmetic coding.



Fig 85. Interface of MB type

## 4.7.2. Flow Chart of MB Type in I\_slice

The flow chart of MB Type in I\_slice is shown in Fig 86, and the binarization of MB Type in I\_slice is referring to Table 5.



Fig 86. Flow chart of MB Type in I\_slice

Value (name) of MB Type	Bin string						
0 (I_4x4)	0						
1 (I_16x16_0_0_0)	1	0	0	0	0	0	
2 (I_16x16_1_0_0)	1	0	0	0	0	1	
3 (I_16x16_2_0_0)	1	0	0	0	1	0	
4 (I_16x16_3_0_0)	1	0	0	0	1	1	
5 (I_16x16_0_1_0)	1	0	0	1	0	0	0
6 (I_16x16_1_1_0)	1	0	0	1	0	0	1
7 (I_16x16_2_1_0)	1	0	0	1	0	1	0
8 (I_16x16_3_1_0)	1	0	0	1	0	1	1
9 (I_16x16_0_2_0)	1	0	0	1	1	0	0
10 (I_16x16_1_2_0)	1	0	0	1	1	0	1
11 (I_16x16_2_2_0)	1	0	0	1	1	1	0
12 (I_16x16_3_2_0)	1	0	0	1	1	1	1
13 (I_16x16_0_0_1)	10	0	1	0	0	0	
14 (I_16x16_1_0_1)	1	0	1	0	0	1	
15 (I_16x16_2_0_1)		0	I	0	1	0	
16 (I_16x16_3_0_1)	1	08	1	0	1	1	
17 (I_16x16_0_1_1)	189	0	177.	1	0	0	0
18 (I_16x16_1_1_1)	1.	0	1	1	0	0	1
19 (I_16x16_2_1_1)	1	0	1	1	0	1	0
20 (I_16x16_3_1_1)	1	0	1	1	0	1	1
21 (I_16x16_0_2_1)	1	0	1	1	1	0	0
22 (I_16x16_1_2_1)	1	0	1	1	1	0	1
23 (I_16x16_2_2_1)	1	0	1	1	1	1	0
24 (I_16x16_3_2_1)	1	0	1	1	1	1	1
25 (I_PCM)	1	1					
binIdx	0	1	2	3	4	5	6

 Table 5. Binarization for MB Type in I\_slice

# 4.7.3. Flow Chart of MB Type in P\_slice

The flow chart of of MB Type in P\_slice is shown in Fig 87, and the binarization of MB Type in P\_slice is referring to Table 6.



Fig 87. Flow chart of MB Type in P\_slice

Slice type	Value (name) of mb_type	Bin string							
P, SP slice	0 (P_L0_16x16)	0	0	0					
	1 (P_L0_L0_16x8)	0	1	1					
	2 (P_L0_L0_8x16)	0	1	0					
	3 (P_8x8)	0	0	1					
	4 (P_8x8ref0)	na							
	5 to 30 (Intra, <b>prefix only</b> )	1							

Table 6. Binarization for MB Type in P\_slice

# 4.7.4. Flow Chart of MB Type in B\_slice

The flow chart of MB Type in B\_slice is shown in Fig 88 and Fig 89, and the



#### binarization of MB Type in B\_slice is referring to Table 7.

Fig 88. Flow chart part1 of MB Type in B\_slice



Fig 89. Flow chart part2 of MB Type in B\_slice

Slice type	Value (name) of mb_type	Bin string							
B slice	0 (B_Direct_16x16)	0							
	1 (B_L0_16x16)	1	0	0					
	2 (B_L1_16x16)	1	0	1					
	3 (B_Bi_16x16)	1	1	0	0	0	0		
	4 (B_L0_L0_16x8)	1	1	0	0	0	1		
	5 (B_L0_L0_8x16)	1	1	0	0	1	0		
	6 (B_L1_L1_16x8)	1	1	0	0	1	1		
	7 (B_L1_L1_8x16)	1	1	0	1	0	0		
	8 (B_L0_L1_16x8)	1	1	0	1	0	1		
	9 (B_L0_L1_8x16)	1	1	0	1	1	0		
	10 (B_L1_L0_16x8)	1	1	0	1	1	1		
	11 (B_L1_L0_8x16)	1	1	1	1	1	0		
	12 (B_L0_Bi_16x8)	1	1	1	0	0	0	0	
	13 (B_L0_Bi_8x16)	1	1	1	0	0	0	1	
	14 (B_L1_Bi_16x8)		1	1	0	0	1	0	
	15 (B_L1_Bi_8x16) [ S	-1	TT	1	0	0	1	1	
	16 (B_Bi_L0_16x8)	12	1	1	0	1	0	0	
	17 (B_Bi_L0_8x16) 1890	1/	Ţ.	1	0	1	0	1	
	18 (B_Bi_L1_16x8)	11.11	1	1	0	1	1	0	
	19 (B_Bi_L1_8x16)	1	1	1	0	1	1	1	
	20 (B_Bi_Bi_16x8)	1	1	1	1	0	0	0	
	21 (B_Bi_Bi_8x16)	1	1	1	1	0	0	1	
	22 (B_8x8)	1	1	1	1	1	1		
	23 to 48 (Intra, prefix only)	1	1	1	1	0	1		
binIdx		0	1	2	3	4	5	6	

 Table 7. Binarization for MB Type in B\_slice

# 4.8. Sub MB Type

If the macro-block is not skipped, and 8x8 sub-macro-block of this macro-block coded in P\_8x8 or B\_8x8 mode, an additional syntax element, Sub MB Type is present that indicating the type of the corresponding block.

## 4.8.1. Interface of Sub MB Type

The interface of Sub MB Type is shown in Fig 90, and the interface signals are explained as follows.

- common\_input and common\_output are 75-bit and 84-bit signals which be described in 4.6.1. Interface of MB Skip Flag.
- from\_top\_or\_AC is a 1-bit output signal which be described in 4.6.1. Interface of MB Skip Flag.



Fig 90. Interface of Sub MB Type

# 4.8.2. Flow Chart of Sub MB Type in P\_slice

The flow chart of Sub MB Type in P\_slice is shown in Fig 91, and the binarization of Sub MB Type in P\_slice is referring to Table 8.



Table 8. Binarization for Sub MB Type in P\_slice

# 4.8.3. Flow Chart of Sub MB Type in B\_slice

The flow chart of Sub MB Type in B\_slice is shown in Fig 92, and the binarization of Sub MB Type in B\_slice is referring to Table 9.



Fig 92. Flow chart of Sub MB Type in B\_slice
Slice type	Value (name) of sub_mb_type	Bin	string				
	0 (B_Direct_8x8)	0					
	1 (B_L0_8x8)	1	0	0			
	2 (B_L1_8x8)	1	0	1			
	3 (B_Bi_8x8)	1	1	0	0	0	
	4 (B_L0_8x4)	1	1	0	0	1	
B slice	5 (B_L0_4x8)		1	0	1	0	
	6 (B_L1_8x4)	1	1	0	1	1	
	7 (B_L1_4x8)	1	1	1	0	0	0
	8 (B_Bi_8x4)	1	1	1	0	0	1
	9 (B_Bi_4x8)	1	1	1	0	1	0
	10 (B_L0_4x4)	1	1	1	0	1	1
	11 (B_L1_4x4)	1	1	1	1	0	
	12 (B_Bi_4x4)	1	1	1	1	1	
binIdx	ALLES .	0	1	2	3	4	5

 Table 9. Binarization for Sub MB Type in B\_slice

# 4.9. Intra Prediction Mode for Luma4x4

The luminance intra prediction modes for 4x4 blocks are itself predicted resulting in the syntax element of the value of prev\_intra4x4\_pred\_mode\_flag and the mode indicator rem\_intra4x4\_pred\_mode, where the rem\_intra4x4\_pred\_mode is only presented if prev\_intra\_pred4x4\_mode\_flag is equal to 0.

# 4.9.1. Interface of Intra Prediction Mode for Luma4x4

The interface of Intra Prediction Mode for Luma4x4 is shown in Fig 93, and the interface signals are explained as follows.

- common\_input and common\_output are 75-bit and 84-bit signals which be described in 4.6.1. Interface of MB Skip Flag.
- from\_top\_or\_AC is a 1-bit output signal which be described in 4.6.1. Interface of MB Skip Flag.



Fig 93. Interface of Intra Prediction Mode for Luma4x4

# 4.9.2. Flow Chart of Intra Prediction Mode for Luma4x4

The flow chart of Intra Prediction Mode for Luma4x4 is shown in Fig 94, and the binarization of prev\_intra4x4\_pred\_mode\_flag is 1-bit FL coding, the binarization of rem\_intra4x4\_pred\_mode is 3-bit FL coding.



Fig 94. Flow chart of Intra Prediction Mode for Luma4x4

# 4.10. Intra Prediction Mode for Chroma

Intra Prediction Mode for Chroma specifies the type of spatial prediction used for chrmoa in macro-blocks using Intra\_4x4 or Intra\_16x16 prediction.

## 4.10.1. Interface of Intra Prediction Mode for Chroma

The interface of Intra Prediction Mode for Chroma is shown in Fig 95, and the

interface signals are explained as follows.

- common\_input and common\_output are 75-bit and 84-bit signals which be described in 4.6.1. Interface of MB Skip Flag.
- a, b are each 1-bit input signal. If the mb\_type of the left (or top) neighboring macro-block is not equal to IPCM and the Intra\_Prediction\_Mode\_for\_Chroma of the left (or top) neighboring macro-block is not equal to 0, the value of a (or b) is equal to 1, otherwise, the value of a (or b) is equal to 0.
- from\_top\_or\_AC is a 1-bit output signal which be described in 4.6.1. Interface of MB Skip Flag.



Fig 95. Interface of Intra Prediction Mode for Chroma

# 4.10.2. Flow Chart of Intra Prediction Mode for Chroma

The flow chart of Intra Prediction Mode for Chroma is shown in Fig 96, and the binarization of Intra Prediction Mode for Chroma is variable-length coding, but the maximum length of Intra Prediction Mode for Chroma is 3.



Fig 96. Flow chart of Intra Prediction Mode for Chroma

# 4.11. Reference Frame Index

Reference Frame Index when present, specifies the index in reference picture list0 or reference picture list1 of the reference picture to be used for prediction.

# 4.11.1. Interface of Reference Frame Index

The interface of Reference Frame Index is shown in Fig 97, and the interface signals are explained as follows.

- common\_input and common\_output are 75-bit and 84-bit signals which be described in 4.6.1. Interface of MB Skip Flag.
- a, b are each 1-bit input signal. If the RefIdxZeroFlag of the neighboring macro-block or left (or top) sub-macro-block partitions of the current partition is not equal to 0, the value of a (or b) is equal to 0, otherwise, the value of a (or b) is equal to 1. RefIdxZeroFlag us to stand for whether

Reference Frame Index with value 0 is chosen for the corresponding partition.

from\_top\_or\_AC is a 1-bit output signal which be described in 4.6.1.
 Interface of MB Skip Flag.



Fig 97. Interface of Reference Frame Index

## 4.11.2. Flow Chart of Reference Frame Index

The flow chart of Reference Frame Index is shown in Fig 98. and the binarization of Reference Frame Index is unary binarization.



Fig 98. Flow chart of Reference Frame Index

# 4.12. Motion Vector Difference

Motion Vector Differences specifies the difference between a vevtor component to be used and its prediction. The horizontal motion vector component difference is decoded first in decoding order, and the vertical motion vector component difference is decoded second in decoding order,

## 4.12.1. Interface of Motion Vector Difference

The interface of Motion Vector Difference is shown in Fig 99, and the interface signals are explained as follows.

- common\_input and common\_output are 75-bit and 84-bit signals which be described in 4.6.1. Interface of MB Skip Flag.
- a, b are each 8-bit input signal indicates the value of motion vector difference component for the left and top macro-block or sub-macro-block partition.
- OK\_AC\_bypass is a 1-bit input signal indicates AC\_Bypass\_mode of binary arthimetic coding is finished.
- MVD\_component is a 1-bit input signal indicates the component of motion vector difference is horizontal or vertical.
- Enable\_AC\_bypass is a 1-bit output signal to enable AC\_Bypass\_mode of binary arthimetic coding.
- from\_top\_or\_ACr\_or\_ACb is a 2-bit output signal to decide the value\_in, range\_in, and Dbitsleft\_in input signals which connect to the input signals of top module or output signals of AC\_Regular\_mode or AC\_Bypass\_mode of binary arithmetic coding.



Fig 99. Interface of Motion Vector Difference

#### 4.12.2. Flow chart of Motion Vector Difference

The flow chart of Motion Vector Difference is shown in Fig 100, and the binarization of Motion Vector Difference is UEG3 binarization scheme with a cutoff value of 9.



Fig 100. Flow chart of Motion Vector Difference

# 4.13. Coded Block Pattern

For each non-skipped macro-block with prediction mode not equal to intra\_16x16, the coded block pattern symbol indicates which of the six 8x8 blocks – four for luminance and two for chrominance – to decide whether the each 8x8 block contains nonzero transform coefficients or not.

## 4.13.1. Interface of Coded Block Pattern

The interface of Coded Block Pattern is shown in Fig 101, and the interface signals are explained as follows.

• common\_input and common\_output are 75-bit and 84-bit signals which be

described in 4.6.1. Interface of MB Skip Flag.

- a, b are each 1-bit input signal indicates whether the bit of the coded block pattern corresponding to the 8x8 blocks to the left and top of the current block is equal to 0 or not. If it is equal to 0, a and b are equal to 1, otherwise, a and b are equal to 0
- from\_top\_or\_AC is a 1-bit output signal which be described in 4.6.1. Interface of MB Skip Flag.



Fig 101. Interface of Coded Block Pattern

## 4.13.2. Flow Chart of Coded Block Pattern

The flow chart of Coded Block Pattern is shown in Fig 102, and the binarization of Coded Block Pattern is the concatenation of a 4-bit FL coding and a TU binarization wuth cutoff value S = 2.



#### Fig 102. Flow chart of Coded Block Pattern

## 4.14. MB Based Quantization Parameter

MB Based Quantization Parameter is present for each non-skipped macro-block with a value of Coded Block Pattern not equal to 0.

## 4.14.1. Interface of MB Based Quantization Parameter

The interface of MB Based Quantization Parameter is shown in Fig 103, and the interface signals are explained as follows.

- common\_input and common\_output are 75-bit and 84-bit signals which be described in 4.6.1. Interface of MB Skip Flag.
- dquant\_in is a 8-bit input signal which indicates the value of mb\_qp\_delta for the preceding macro-block of current macro-block in decoding order
- from\_top\_or\_AC is a 1-bit output signal which be described in 4.6.1.
   Interface of MB Skip Flag.
- dquant\_out is a 8-bit output signal which indicates the value of mb\_qp\_delta to using in next macro-block in decoding order



Fig 103. Interface of MB Based Quantization Parameter

#### 4.14.2. Flow Chart of MB Based Quantization Parameter

The flow chart of MB Based Quantization Parameter is shown in Fig 104, and the binarization of MB Based Quantization Parameter is unary binarization.



Fig 104. Flow chart of MB Based Quantization Parameter

# 4.15. Coded Block Flag

Coded Block Flag specifies whether the block contains non-zero transform coefficient levels or not.

1896

# 4.15.1. Interface of Coded Block Flag

The interface of Coded Block Flag is shown in Fig 105, and the interface signals are explained as follows.

- common\_input and common\_output are 75-bit and 84-bit signals which be described in 4.6.1. Interface of MB Skip Flag.
- a and b are each 1-bit input signal indicating the value of Coded Block Flag to the left and top blocks of the current block. Only blocks of the same type are used for context determination. There are five different types of blocks.

If no neighboring block of the same type exists, the value of a or b is equal to 0. If a neighboring block is outside the picture area or positioned in a different slice, the value of a or b is equal to default value. If the current block is coded using an intra prediction mode, the default value is equal to 1, otherwise, the default value is equal to 0.

- typetoctx\_bcbp is a 3-bit input signal indicating the different types of blocks corresponding to adaptive context model.
- from\_top\_or\_AC is a 1-bit output signal which be described in 4.6.1.
   Interface of MB Skip Flag.



The flow chart of Coded Block Flag is shown in Fig 106, and the binarization of Coded Block Flag is 1-bit FL coding.



#### Fig 106. Flow chart of Coded Block Flag

# 4.16. Significance Map

If the coded block flag indicates that a block has significant coefficients, the decoding Bin string of Significant Map syntax element is enabled. For each coefficient in scanning order, a 1-bit symbol significant\_coeff\_flag is used. If the significant\_coeff\_flag is equal to 1, which indicating that a non-zero coefficient exists at the scanning position, a further 1-bit symbol last\_significant\_coeff\_flag is used. This symbol indicates whether the current significant coefficient is the last one inside the block or not. The last\_significant\_coeff\_flag and significant\_coeff\_flag for the last scanning position of a block are never transmitted.

#### 4.16.1. Interface of Significance Map

The interface of Significant Map is shown in Fig 107, and the interface signals are explained as follows.

- common\_input and common\_output are 75-bit and 84-bit signals which be described in 4.6.1. Interface of MB Skip Flag.
- type is a 3-bit input signal indicating the types of blocks. There are seven types using for this decoder: LUMA\_16DC, LUMA\_16AC, LUMA\_4x4, CHROMA\_DC, CHROMA\_AC, CHROMA\_DC\_2x4 and CHROMA\_DC\_4x4.
- fld is a 1-bit input signal indicating the scanning order is zig-zag scan or interlace scan.
- from\_top\_or\_AC is a 1-bit output signal which be described in 4.6.1.
   Interface of MB Skip Flag.
- Coeff\_ctr is an 7-bit output signal indicating the number of non-zero coefficients in blocks.

Coeff\_15\_to\_0 is a 16-bit output signal. Each bit of this signal indicates there is zero or non-zero coefficient in corresponding position in a given scanning order for a block. If there is a non-zero coefficient in corresponding position, the corresponding bit of Coeff\_15\_to\_0 is set to 1, otherwise, the corresponding bit of Coeff\_15\_to\_0 is set to 0.



Fig 107. Interface of Significant Map

#### 4.16.2. Flow Chart of Significance Map

The flow chart of Significant Map is shown in Fig 108, and the binarization of each significant\_coeff\_flag and last\_significant\_coeff\_flag is 1-bit FL coding. which\_SE = Done Significant Map? Initial i = 0 or 1, Yes I\_slice P slice or B slice slice or P,B slice ram1\_addr = base\_addr(addr\_1) + Ctx\_id(x) ram1\_addr = base\_addr(addr\_PB) + Ctx\_id(x) use AC Regular mode to compute use AC Regular mode to compute Bin(significance) Bin(significance) No No Bin(significance) = 1 Bin(significance) = Yes Yes ram1\_addr = base\_addr(addr\_PB\_last) + Ctx\_id(x) ram1\_addr = base\_addr(addr\_1\_last) + Ctx\_id(x) use AC Regular mode to compute use AC Regular mode to compute Bin(last significance) Bin(last significance) Yes Yes Bin(last significance) Bin(last significance) = 1? 1? No No i++: i++: ≤ Max\_Coeff2 ≤ Max\_Coeff2 Yes Yes **∏** No No 🖌 Done Done

```
Case(type)
LUMA16DC:
addr_I = 54; addr_PB = 89; addr_I_last = 130; addr_PB_last = 165; Max_Coeff = 15; Initial i = 0;
LUMA16AC:
addr I = 69; addr PB = 104; addr I last = 145; addr PB last = 180; Max Coeff = 15; Initial i = 1;
LUMA4x4:
addr I=98; addr PB=133; addr I last=168; addr PB last=203; Max Coeff= 15; Initial i =0;
CHROMADC:
addr I = 113; addr PB = 148; addr I last = 183; addr PB last = 218; Max Coeff = 3; Initial i = 0;
CHROMAAC:
addr_I = 116; addr_PB = 151; addr_Last = 186; addr_PB_last = 221; Max_Coeff = 15; Initial i = 1;
CHROMADC2x4:
addr_I = 113; addr_PB = 148; addr_I_last = 183; addr_PB_last = 218; Max_Coeff = 7; Initial i = 0;
CHROMADC4x4:
addr_I = 113; addr_PB = 148; addr_Last = 183; addr_PB_last = 218; Max_Coeff = 15; Initial i = 0;
```

The value x in Ctx id(x) is depending on the the scanning position and type

#### Fig 108. Flow chart of Significant Map

# 4.17. Level Information

The value of the significant coefficients is decoded using two coding symbols: coeff\_abs\_level\_minus1 (representing the absolute value of the level minus 1), and coeff\_sign\_flag (representing the sign of levels).

#### Interface of Level Information 4.17.1.

The interface of Level Information is shown in Fig 109, and the interface signals A CONTRACTOR OF THE OWNER are explained as follows.

- common\_input and common\_output are 75-bit and 84-bit signals which be described in 4.6.1. Interface of MB Skip Flag.
- type is a 3-bit input signal which be described in 4.16.1. Interface of . Significance Map.
- OK AC bypass is a 1-bit input signal which be described in 4.12.1 Interface of Motion Vector Difference.
- Coeff\_in is a 16-bit input signal which connects to the Coeff\_15\_to\_0 signal of Significant Map module.
- from\_top\_or\_ACr\_or\_ACb is a 2-bit output signal which be described in 4.12.1 Interface of Motion Vector Difference.

- Enable\_AC\_bypass is a 1-bit output signal which be described in 4.12.1 Interface of Motion Vector Difference.
- Coeff\_0\_out ~ Coeff\_15\_out are each 16-bit output signal indicating the value of the significant coefficients in corresponding position of a block.



Fig 109. the interface of Level Information

## 4.17.2. Flow Chart of Level Information

The flow chart of Level Information is shown in 0, and the binarization of  $coeff_abs_level_minus1$  is using UEG0 scheme with the cutoff value S = 13, and the binarization of  $coeff_sign_flag$  is using 1-bit FL coding.



Case(type) LUMA16DC: addr\_one\_I = 200; addr\_one\_PB = 235; addr\_abs\_I = 230; addr\_abs\_PB = 265; Max\_Coeff = 15; LUMA16AC: addr\_one\_I = 205; addr\_one\_PB = 240; addr\_abs\_I = 235; addr\_abs\_PB = 270; Max\_Coeff = 15; LUMA4x4: addr\_one\_I = 215; addr\_one\_PB = 250; addr\_abs\_I = 245; addr\_abs\_PB = 280; Max\_Coeff = 15; **CHROMADC:** addr\_one\_I = 220; addr\_one\_PB = 255; addr\_abs\_I = 250; addr\_abs\_PB = 285; Max\_Coeff = 3; CHROMAAC: addr one I=225; addr one PB=260; addr abs I=254; addr abs PB=289; Max Coeff= 15; CHROMADC2x4: addr\_one\_I = 220; addr\_one\_PB = 255; addr\_abs\_I = 250; addr\_abs\_PB= 285; Max\_Coeff = 7; CHROMADC4x4: addr\_one\_I = 220; addr\_one\_PB = 255; addr\_abs\_I = 250; addr\_abs\_PB = 285; Max\_Coeff = 15; The value x in Ctx\_id(x) is depending on the number of T1s

The value y in Ctx\_id(y) is depending on type and Coeff\_in

Fig 110. Flow chart of Level Information

# 4.18. A CABAD Decoding Example

Bitstream examples for intra frame and inter frame are shown in Table 10 and Table 11, respectively. The entropy encoding method of all SEs is CABAC, so we use our CABAD logic to decode these SEs except end\_of\_slice\_flag.

and a second sec				
Bit Stream	0011100 <mark>1</mark>	<b>001110011011011000111010</b>		
SE name	bit pattern	SE value		
mb_type	X	0 (intra4x4)		
Intra4x4_pred_mode	0011	1 ]		
		► total num: 16		
Intra4x4_pred_mode	10	7		
intra_chroma_pred_mode	0	0 (DC)		
coded block pattern	1	47 (CBP Luma = 15,		
		CBP Chroma = 2)		
mb_qp_delta	1	0		
Luma4x4	0110110	total num: 80		
ChromaDC		total num: 10		
ChromaAC		total num: 14		
end <u>/«</u> of_slice_flag	X	0 CABAD		

Table 10. bitstream example for Intra frame

Bit Stream 01000111	010001110010101010010100111011100011110000				
SE name	bit pattern	SE value			
mb_skip_flag	010	1 (non-skipped MB)			
mb_type	00111001	8 (B_L0_L1_16x8)			
ref_idx_l0	01	1			
mvd_l0	0	0 (horizontal)			
mvd_l0	1	0 (vertical)			
mvd_l1	1010010100	30 (horizontal)			
mvd_l1	111011100011	22 (vertical)			
coded block pattern	110	2 (CBPLuma = 2,			
		CBP Chroma = 0)			
mb_qp_delta	X	0			
Luma4x4	0000	total num: 8			
end of slice flag	X	0 CABAD			

#### Table 11. bitstream example for Inter frame

Fig 111 is an illustration of AC\_Regular\_mode of a binary arithmetic decoding engine for one bin. The arithmetic decoding engine keeps updating two 9-bit registers, namely "*range*" and "*offset*" during the whole decoding process. The *range* register keeps track of the width of the current interval while the *offset* register keeps track of the input bitstream.

When decoding a bin, *range* is split into two subintervals: *rLPS* corresponding to the estimated probability interval of the *LPS* and *rMPS* corresponding to the estimated probability interval of the *MPS*. During the encoding process, the value of *rLPS* is read from a fixed 2-D table of 256 bytes, addressed by 2 bits from the *range* value and 6bits from the *state* value. Which subinterval the input bit stream (marked by the *offset*) falls into decides whether the bin is *MPS* or *LPS*. In Fig 111, the left-side plot of Fig 111 shows the case that *MPS occurs*, where the *offset* is less than *rMPS*. The middle plot of Fig 111 shows the case that *LPS occurs*, where the *offset* is greater than or equal to *rMPS*. The renewal of the *range*, *range\_new*, and the *offset\_new*, are shown in right-side of Fig 111. To keep the precision of the whole decoding process, *range\_new* and *offset\_new* have to be renormalized to ensure the most

significant bit MSB of *range* is always 1. For example, *range\_new* is 9'b001010110, *offset\_new* is 9'b000110010, during the renormalization process, *range\_new* is left shifted two bits so that the MSB is 1 and the last two bits are stuffed as 2'b00; *offset\_new* is synchronously left shifted two bits and the last two bits are stuffed from the bitstream. In this way, *offset* receives bits from the input bit stream to keep track of the position of the bitstream in the current interval.







Fig 112. Example for AC\_Regular\_mode

Fig 114. Example for AC\_Final\_mode

Examples of AC\_Regular\_mode, AC\_Bypass\_mode and AC\_final\_mode are shown in Fig 112 ~ Fig 114.

The "offset" in Fig 111 is the same as the 9-bit bit-pattern in value signals which is in italic type in Fig 112 ~ Fig 114, and the right-down side in Fig 112 ~ Fig 114 are our RTL model which implement faithfully by flow chart in Fig 112 ~ Fig 114.



# **Chapter 5. Experimental Results**

This chapter presents some experimental results. As mentioned in Chapter 1, the hardware-software co-implementation platform we used to verify our design is the LEON3/GRLIB platform developed by GR Research. The development board we used for the experiments is Xilinx ML-506. The hardware development toolchain is Xilinx ISE 10.1.01 and the software development toolchain is the gcc-based cross compiler for SPARC processor. The operating system used to support the software partition of the AVC decoder is the eCos operating system. The parameters we used to synthesize the hardware partition of the decoder (i.e. the CAVLD and CABAD logic) is shown in Table 12.

S	2				
Target Device	xc5vsx50t-1ff1136				
Product Version	ISE 10.1.01				
Design Goal	Balanced (Area and Speed)				
Target Clock Rate	50MHz				

Table 12. Synthesis settings

We have modified AVC reference software JM12.2 decoder so that the entropy decoder is replaced by the proposed hardware logic. The target platform is running at 50MHz with a soft core LEON processor and hence the decoding speed is slower than real time. However, the decoded YCbCr frame data is transferred from ML-506 back to a host computer throught Ethernet connection so that we can visually as well as computationally verify the correctness of the decoder.

# 5.1. Synthesis Results of the Proposed Design

According to the synthesis report, the maximal working frequencies of the proposed CAVLD architecture and CABAD architecture are 113MHz and 53MHz,

respectively. Since we must integrate both logics into the target platform, we set the system target clock rate to 50MHz to simplify the clocking system. Table 13 shows the resource statistics of the synthesized CAVLD and CABAD logics.

	CAVLD	CABAD
Adders/Subtractors	21	61
Registers	711	1681
Comparators	35	22
Multiplexers	1	2
Logic shifters	4	8
RAMs	0	1
		(128x6-bit single-port block RAM)
ROMs	0	3
		(16x20-bit, 256x9-bit, 32x3-bit)
Multipliers	0	1
	A STATE	(9x9-bit)

#### Table 13. Macro statistics of CAVLD and CABAD logics

Table 14 shows slice utilization of the CAVLD and CABAD logics. The CAVLD and CABAD only occupy 4% and 17%, respectively, of the total number of slice LUTs, which is 32640 for xc5vsx50t-1ff1136.

	CAVLD	CABAD
Number of Slice LUTs	1443	5697

#### Table 14. Slice logic utilization of CAVLD and CABAD logics

# 5.2. Performance of the Proposed Design

This section presents the performance of the proposed CAVLD and CABAD architecture implemented on the ML-506 development board.

# 5.2.1. Performance of the CAVLD Logic

We used five QCIF (176x144) bitstreams, including Foreman, Akiyo, Silent,

Mobile, and Stefan, to test the decoder. Each bitstream has 300 frames and is encoded

	I_SLICE	P_SLICE	
Number of Slice	150	150	
QP	28	28	
YUV format	YUV 420		
Frame/Sec	30		

using the parameters shown in Table 15.

 Table 15. Encoding parameters of each test sequence

Table 16 shows the number of cycles, blocks, coefficients, trailing-ones and total-zeros of the 4x4 blocks in I\_SLICE of each sequence.

	number of	number of	number of	number of	number of
	cycles	blocks	coefficients	trailing-ones	total-zeros
Foreman	12957982	248104	623795	321234	491820
Akiyo	9264316	238062	409171	207393	291440
Silent	13585841	290325	661469	378364	516597
Mobile	44027768	338343	2136923	589270	1097691
Stefan	31091208	294780	1499456	436746	771077

# Table 16. The number of decoding cycles, blocks, coefficients, trailing-ones and total-zeros of the 4x4 blocks in L\_SLICE of each sequence

Table 17 shows the number of cycles, blocks, coefficients, trailing-ones and

total-zeros of 4x4 blocks in P\_SLICE of each sequence.

	number of	number of	number of	number of	number of
	cycles	blocks	coefficients	trailing-ones	total-zeros
Foreman	890813	31514	39605	29301	40615
Akiyo	47062	1656	2024	1484	3135
Silent	684186	22362	30803	21541	28447
Mobile	4093272	99088	191661	129980	399816
Stefan	5593232	110289	266621	159607	449795

# Table 17. The number of decoding cycles, blocks, coefficients, trailing-ones and<br/>total-zeros of the 4x4 blocks in P\_SLICE of each sequence

Table 18 shows the number of cycles, blocks, coefficients, trailing-ones and total-zeros of the 2x2 blocks in I\_SLICE of each sequence.

	number of	number of	number of	number of	number of
	cycles	blocks	coefficients	trailingones	totalzeros
Foreman	638515	21344	30077	20210	9743
Akiyo	782652	21216	38063	19524	9737
Silent	875081	24868	43182	27363	13350
Mobile	1614583	28216	77414	18516	12332
Stefan	1087639	24762	52752	25279	15368

# Table 18. The number of decoding cycles, blocks, coefficients, trailing-ones and<br/>total-zeros of the 2x2 blocks in I\_SLICE of each sequence

Table 19 shows the number of cycles, blocks, coefficients, trailingones and totalzeros of the 2x2 blocks in P\_SLICE of each sequence.

	number of	number of	number of	number of	number of
	cycles	blocks	coefficients	trailingones	totalzeros
Foreman	33315	1810	1277	1154	913
Akiyo	3595	220	124	124	160
Silent	25960	1326	1057	951	883
Mobile	83196	6012	2209	2095	2526
Stefan	150080	7820	5870	5019	4776

# Table 19. The number of decoding cycles, blocks, coefficients, trailing-ones and total-zeros of 2x2 blocks in P\_SLICE of each sequence

According to Table 16  $\sim$  Table 19, we can infer the number of decoding cycles per each block type as shown in Table 20.

Block	4x4 block in	4x4 block in	2x2 block in	2x2 block in
type	I_SLICE	P_SLICE	I_SLICE	P_SLICE
Foreman	52.22	28.26	29.91	18.40
Akiyo	38.91	28.41	36.89	16.34
Silent	46.79	30.59	35.19	19.57
Mobile	130.12	41.30	57.22	13.83
Stefan	105.47	50.71	43.92	19.19

#### Table 20. The number of decoding cycles per each block type of each sequence

The totals bits and Mbits/sec of each slice type in each sequence is shown in Table 21, and the average Mbits/sec of these test sequences is 11.66 Mbits/sec.

test sequence	total bits of	total bits of	Mbits/sec
	I_SLICE	P_SLICE	
Foreman	3202422	225748	11.8
Akiyo	2379050	12459	11.8
Silent	3452746	174532	12.0
Mobile	10259178	1126972	11.3
Stefan	7157489	1505532	11.4

Table 21. Totals bits and Mbits/sec of each slice type of each sequence

# 5.2.2. Performance of the CABAD Logic

We used five QCIF (176x144) bitstreams, including Foreman, Akiyo, Silent, Mobile, and Stefan, to test the decoder. Each bitstream has 299 frames and is encoded using the parameters shown in Table 22.

	LI FRANK	UT H h		
	I_SLICE	P_SLICE	B_SLICE	
Number of Slice	75 E	SIN 75	149	
QP	28	28	30	
YUV format		896 YUV 420		
Frame/Sec	30			
	- 0 P.00			

 Table 22. Encoding parameters of each test sequence

The total number of cycles used to decode each slice type in each sequence is shown in Table 23.

test sequence	total cycles of	total cycles of	total cycles of
	I_SLICE	P_SLICE	<b>B_SLICE</b>
Foreman	10625867	2259472	945778
Akiyo	7770697	606804	149422
Silent	11570781	1655197	756183
Mobile	31412088	5994625	1049103
Stefan	22450752	8171555	3247914

#### Table 23. Total number of decoding cycles of each slice type of each sequence

The number of cycles per MB of each slice type in each sequence is shown in Table 24.

test sequence	cycles/MB of	cycles/MB of	cycles/MB of
	I_SLICE	P_SLICE	<b>B_SLICE</b>
Foreman	1431	304	64
Akiyo	1047	81	10
Silent	1558	222	51
Mobile	4230	807	71
Stefan	3023	1100	220

 Table 24. Cycle/MB of each slice type of each sequence

For each non-skipped MB, the average number of occurrences of each syntax element in I\_SLICEs of each sequence is shown in Table 25.

Test	MB Type	Sub MB	Intra	Intra	Reference	
sequence		Туре	Prediction	Prediction	Frame	
1			Mode for	Mode for	Index	
			Luma4x4	Chroma		
Foreman	1	0	14.53	1	0	
Akiyo	1	0	13.09	1	0	
Silent	1	0 💉	15.49	1	0	
Mobile	1	0	15.98	1	0	
Stefan	1	0	14.90		0	
	Motion	Coded	MB Based	Coded	Significant	Level
	Motion Vector	Coded Block	MB Based Quantizati	Coded Block Flag	Significant Map	Level Information
	Motion Vector Difference	Coded Block Pattern	MB Based Quantizati on Parameter	Coded Block Flag	Significant Map	Level Information
Foreman	Motion Vector Difference	Coded Block Pattern 0.90	MB Based Quantizati on Parameter 0.99	Coded Block Flag 18.04	Significant Map 12.71	Level Information 44.93
Foreman Akiyo	Motion Vector Difference 0 0	Coded Block Pattern 0.90 0.82	MB Based Quantizati on Parameter 0.99	Coded Block Flag 18.04 17.45	Significant Map 12.71 9.82	Level Information 44.93 31.12
Foreman Akiyo Silent	Motion Vector Difference 0 0 0	Coded Block Pattern 0.90 0.82 0.97	MB Based Quantizati on Parameter 0.99 0.99	Coded Block Flag 18.04 17.45 21.18	Significant Map 12.71 9.82 15.51	Level Information 44.93 31.12 49.26
Foreman Akiyo Silent Mobile	Motion Vector Difference 0 0 0 0	Coded Block Pattern 0.90 0.82 0.97 0.99	MB Based Quantizati on Parameter 0.99 0.99 1 1	Coded Block Flag 18.04 17.45 21.18 24.61	Significant Map 12.71 9.82 15.51 21.83	Level Information 44.93 31.12 49.26 148.97

Table 25. The average number of occurrences of each syntax element inI\_SLICEs

For each non-skipped MB, the average number of occurrences of each syntax element in P\_SLICEs of each sequence is shown in Table 26.

Test	MB Type	Sub MB	Intra	Intra	Reference	
sequence		Туре	Prediction	Prediction	Frame	
			Mode for	Mode for	Index	
			Luma4x4	Chroma		
Foreman	1	1.27	0.50	0.05	2.19	
Akiyo	1	0.54	0	0	1.55	
Silent	1	0.84	0.37	0.02	1.83	
Mobile	1	1.96	0	0	2.66	
Stefan	1	1.84	1.14	0.07	2.74	
	Motion	Coded	MB Based	Coded	Significant	Level
	Vector	Block	Quantizati	Block	Map	Information
	Difference	Pattern	on	Flag		
			Parameter			
Foreman	5.68	0.98	0.48	4.34	2.85	5.92
Akiyo	3.59	1	0.07	0.42	0.22	0.49
Silent	4.47	0.99	0.29	2.79	1.80	3.95
Mobile	7.86	1 🔊	0.84	10.86	6.69	20.73
Stefan	7.73	0.99	0.78	11.9	8.94	32.89

1896

# Table 26. The average number of occurrences of each syntax element in P\_SLICEs

For each non-skipped MB, the average number of occurrences of each syntax

element in B\_SLICEs of each sequence is shown in Table 27.

Test	MB Type	Sub MB	Intra	Intra	Reference	
sequence		Туре	Prediction	Predictio	Frame	
			Mode for	n Mode	Index	
			Luma4x4	for		
				Chroma		
Foreman	1	0.39	.0.08	0.01	0.80	
Akiyo	1	0.53	0	0	0.73	
Silent	1	1.12	0.12	0.01	0.93	
Mobile	1	0.66	0	0	1.06	
Stefan	1	1.30	0.04	0.01	10.9	
	Motion	Coded	MB Based	Coded	Significant	Level
	Vector	Block	Quantization	Block	Map	Information
	Difference	Pattern	Parameter	Flag		
Foreman	3.8	0.99	0.22	1.64	0.94	1.91

Akiyo	3.68	1	0.08	0.40	0.22	0.56
Silent	4.72	0.99	0.44	3.67	2.34	4.80
Mobile	4.89	1	0.30	2.74	1.57	6.36
Stefan	2.44	0.99	0.54	5.12	3.22	10.99

# Table 27. The average number of occurrences of each syntax element in B\_SLICEs

The totals bits and Mbits/sec of each slice type in each sequence is shown in Chapter 1, the average Mbits/sec of these test sequence is 8.68 Mbits/sec.

test sequence	total bits of	total bits of	Total bits of	Mbits/sec
	I_SLICE	P_SLICE	<b>B_SLICE</b>	
Foreman	1876084	398261	146035	8.8
Akiyo	1412962	76276	6860	8.8
Silent	2028917	278075	120843	8.7
Mobile	5381058	1034163	175381	8.6
Stefan	3767965	1403374	574299	8.5

 Table 28. Totals bits and Mbits/sec of each slice type in each sequence

# 5.2.3. Comparisons with Previous Work

In this section, we compare our design with some previously published design.

# 5.2.3.1. Comparison of CAVLD Logic with the Design in [8]

First, we compare the proposed CAVLD design with that in [8]. Table 1 shows the average required cycles to decode one MB by our proposed CALVD logics for different sequences and Table 30 shows the maximum working frequency for our proposed design and design in [8], and the target devices are different (FPGA vs.  $0.18\mu$ m process) so that the maximal working frequencies cannot be compared directly.

Test Sequence			Akiyo	Foreman	Stefan	Mobile
QP	average	Proposed design	676	915	2166	3073
28	cycles/MB	Design in [8]	38	53	124	174

	Max MHz
Proposed design	219
	(FPGA)
Design in [8]	125
	(0.18 <i>µ</i> m)

Table 30. Comparisons of maximum working frequency with design in [8]

It is obvious that the design in [8] requires much less cycles per MB for CAVLD decoding. However, since CAVLD is usually used only for low bitrate contents (e.g. less than 10 mbps in general), our design goal for CAVLD is not targeted for highest performance but for lowest logic resource usage.

#### 5.2.3.2. Performance of CABAD Logic

Table 1 shows the average required cycles to decode one MB by our proposed CABAD logics for different slice types and Table 32 shows the maximum working frequency for our proposed design and design in [18]. Please note that, the cycles per MB in our design did not take memory access cycle into account. Also, the target devices are different (FPGA vs. TSMC  $0.18\mu$ m process) so that the maximal working frequencies cannot be compared directly.

Test Sequence		I_SLICE	P_SLICE	<b>B_SLICE</b>
		(QP = 36)	(QP = 26)	(QP = 26)
average	Proposed design	1017	901	419
cycles/MB	Design in [18]	462	307	253

	Max MHz	
Proposed design	60	
	(FPGA)	
Design in [18]	120	
	(TSMC 0.18 µm)	

 Table 32. Comparisons of maximal working frequency with design in [18]

## 5.2.4. Performance Analysis on Target Platform

Although the cycle-accurate performances of the proposed logics when working in an ideal situation are analyzed in previous sections, we still have to measure the performance of the proposed logics when they are integrated into a real working system. In this section, we measure the actual average cycles per macroblocks for each of the logic in decoding a QCIF version of the (176x144) Foreman bitstream on the development board. This bitstream has 300 frames and is encoded using the parameters shown in Table 15.

Table 33 shows the measured average cycles/MB performance of the CAVLD logic on the target platform, comparing to the cycle-accurate estimate of the logic when working in an ideal situation (that is, zero wait-state memory and no bus contensions from other logics). It is obvious from Table 33 that external memory accesses adds a large overhead on the performance of the proposed design on the target platform.

CAVLD logic	I_SLICE	P_SLICE			
average cycles/MB	12041	1436			
on the target platform					
average cycles/MB	915	62			
using estimation					

#### Table 33. Performance of the CAVLD logic on the target platform

Table 34 shows the measured average cycles/MB of the CABAD logic on the target platform. The experiment is conducted using a QCIF (176x144) version of Foreman bitstreams with 299 frames and is encoded using the parameters shown in Table 22. Again, external memory access overhead is very high.

CABAD logic	I_SLICE	P_SLICE	B_SLICE
average cycles/MB	12427	2521	1526
on experimental			

development board			
average cycles/MB	1434	304	64
using estimation			

# Table 34. Comparisons of average cycles/MB on experimental development board and using estimation of CABAD logic

As shown in Table 33 and Table 34, the average numbers of processing cycles per macroblock on the target platform is much more than what we expect based on the cycle count analysis of both logics. This is due to high external memory access overhead of current software-hardware interface on the target paltform. However, we have to point out that the software-hardware interface design in the experimental system is far from being optimized. We only modify JM12.2 (which is very inefficient) slightly to enable verification of the correctness of the proposed logics. Therefore, the external memory access overhad can be significantly reduced if the logic is intended

to be used in a practical system.



# **Chapter 6. Conclusions and Future Work**

In this thesis, we proposed the hardware architecture for CAVLD and CABAD decoding of the AVC/H.264 standard. The design has been verified on the Xilinx Vertex 5-based FPGA development board, ML506, using full system verification with the AVC/H.264 reference software JM 12.2. The proposed design achieves reasonable performance (8 ~ 11 mbps at 50MHz) with small logic area. Therefore, it is promising for practical applications.

There are several things that can be improved further. In the proposed design, both the CAVLD and the CABAD logics perform decoding in sequential manner. It is possible to perform concurrent decoding of multiple bits at the cost of more on-chip memory and logic complexity. For high quality full HD applications defined by the AVCHD specification, we have to support up to 24 mbps CABAD decoding in real time. This is beyond the capability of the current design. More advanced architecture and careful pipeline design is required to improve the maximal working frequency and throughput per cycle so that the performance can be tripled to support full AVCHD specification.

# References

- [1] Joint Video Team, Draft ITU-T Recommendation and Final Draft International Standard of Joint Video Specification, ITU-T Rec. H.264 and ISO/IEC 14496-10 AVC, May 2003.
- [2] Ming-Ting Sun and Shaw-Min Lei, "A High-speed Entropy Decoder For HDTV," *Custom Integrated Circuits Conference*, 1992., *Proceedings of the IEEE* 1992, May, 1992.
- [3] Wu Di, Gao Wen, Hu Mingzeng and Ji Zhenzhou, "A VLSI architecture design of CAVLC decoder," ASIC, 2003. Proceedings. 5th International Conference, Oct. 2003.
- [4] Hsiu-Cheng Chang, Chien-Chang Lin and Jiun-In Guo, "A novel low-cost high-performance VLSI architecture for MPEG-4 AVC/H.264 CAVLC decoding," *Circuits and Systems*, 2005. ISCAS 2005. IEEE International Symposium, May 2005.
- [5] Yong Ho Moon, Gyu Yeong Kim and Jae Ho Kim, "An efficient decoding of CAVLC in H.264/AVC video coding standard," *Consumer Electronics, IEEE Transactions,* Aug. 2005.
- [6] Alle, M., Biswas, J. and Nandy, S.K. "High Performance VLSI Architecture Design for H.264 CAVLC Decoder," *Application-specific Systems, Architectures* and Processors, 2006. ASAP '06. International Conference, Sept. 2006.
- [7] Heng-Yao Lin, Ying-Hong Lu, Bin-Da Liu and Jar-Ferr Yang, "Low power design of H.264 CAVLC decoder," *Circuits and Systems, 2006. ISCAS 2006. Proceedings. 2006 IEEE International Symposium*, May 2006.

- [8] Guo-Shiuan Yu and Tian-Sheuan Chang, "A zero-skipping multi-symbol CAVLC decoder for MPEG-4 AVC/H.264," *Circuits and Systems, 2006. ISCAS 2006. Proceedings. 2006 IEEE International Symposium*, May 2006.
- [9] Shau-Yin Tseng and Tien-Wei Hsieh, "A Pattern-Search Method for H.264/AVC CAVLC Decoding," *Multimedia and Expo, 2006 IEEE International Conference*, July 2006.
- [10] Yong-Hwan Kim, Yoon-Jong Yoo, Jeongho Shin, Byeongho Choi and Pa, J.,
   "Memory-efficient H.264/AVC CAVLC for fast decoding," *Consumer Electronics, IEEE Transactions*, Aug. 2006.
- [11] Marpe, D., Schwarz, H. and Wiegand, T., "Context-based adaptive binary arithmetic coding in the H.264/AVC video compression standard," *Circuits and Systems for Video Technology*, *IEEE Transactions*, July 2003.
- [12] Marpe, D. and Wiegand, T., "A highly efficient multiplication-free binary arithmetic coder and its application in video coding," *Image Processing*, 2003. *ICIP 2003. Proceedings. 2003 International Conference*, Sept. 2003.
- [13] Mrak, M., Marpe, D. and Wiegand, T., "A context modeling algorithm and its application in video compression," *Image Processing*, 2003. ICIP 2003. Proceedings. 2003 International Conference, Sept. 2003.
- [14] Mrak, M., Marpe, D. and Grgic, S., "Comparison of context-based adaptive binary arithmetic coders in video compression," *Video/Image Processing and Multimedia Communications, 2003. 4th EURASIP Conference*, July 2003.
- [15] Osorio, R.R. and Bruguera, J.D., "Arithmetic coding architecture for H.264/AVC CABAC compression system," *Digital System Design*, 2004. DSD 2004.
   *Euromicro Symposium*, Sept. 2004.

- [16] Jian-Wen Chen, Cheng-Ru Chang and Youn-Long Lin, "A hardware accelerator for context-based adaptive binary arithmetic decoding in H.264/AVC," *Circuits and Systems, 2005. ISCAS 2005. IEEE International Symposium*, May 2005.
- [17] Wei Yu and Yun He, "A high performance CABAC decoding architecture," Consumer Electronics, IEEE Transactions, Nov. 2005.
- [18] Yao-Chang Yang, Chien-Chang Lin, Hsui-Cheng Chang, Ching-Lung Su and Jiun-In Guo, "A High Throughput VLSI Architecture Design for H.264 Context-Based Adaptive Binary Arithmetic Decoding with Look Ahead Parsing," *Multimedia and Expo, 2006 IEEE International Conference*, July 2006.
- [19] Eeckhaut, H., Christiaens, M., Stroobandt, D., Nollet, V., "Optimizing the critical loop in the H.264/AVC CABAC decoder," *Field Programmable Technology*, 2006. FPT 2006. IEEE International Conference, Dec. 2006.
- [20] Chung-Hyo Kim and In-Cheol Park, "High speed decoding of context-based adaptive binary arithmetic codes using most probable symbol prediction," *Circuits and Systems, 2006. ISCAS 2006. Proceedings. 2006 IEEE International Symposium*, May 2006.
- [21] Yi, Y. and Park, I.-C., "High-Speed H.264/AVC CABAC Decoding," *Circuits and Systems for Video Technology, IEEE Transactions*, April 2007.
- [22] Yan Zheng, Shibao Zheng, Zhonghua Huang and Ziliang Zhao, "A Time and Storage Optimized Hardware Design for Context-Based Adaptive Binary Arithmetic Decoding in H.264/AVC," *Multimedia and Expo, 2007 IEEE International Conference*, July 2007.
- [23] Jian-Wen Chen and Youn-Long Lin, "A High-Performance Hardwired CABAC Decoder," Acoustics, Speech and Signal Processing, 2007. ICASSP 2007. IEEE

International Conference, April 2007.

- [24] Peng Zhang, Wen Gao, Don Xie and Di Wu, "High-Performance CABAC Engine for H.264/AVC High Definition Real-Time Decoding," *Consumer Electronics, 2007. ICCE 2007. Digest of Technical Papers. International Conference*, Jan. 2007.
- [25] Mei-hua Xu, Yu-lan Cheng, Feng Ran, Zhang-jin Chen, "Optimizing Design and FPGA Implementation for CABAC Decoder," *High Density packaging and Microsystem Integration, 2007. HDP '07. International Symposium*, June 2007.
- [26] Joint Video Team (JVT), AVC reference software Joint Model version 12.2 (JM12.2), Aug. 2007, available from <u>http://bs.hhi.de/~suehring/tml/</u>.

