共鍍銅鈦金屬在三維接合連線之電性分析及可 靠度測量

研究生:陳小予 指導教授:陳冠能博士

國立交通大學

電子工程學系 電子研究所碩士班



這幾年來因為電晶體的微縮已經快要到達物理上和光學上的極限,半導體製程需要新的技術以繼續維持產業的進步和功能的提升。 有鑑於此,三維電路整合的技術被廣泛的討論研究,這項技術被認為 是未來半導體發展的主流。三維電路整合有兩大關鍵,其一是接合技術的發展,另外是矽穿孔的製程。

本篇論文著重於利用共鍍銅/鈦金屬作為三維電路整合之接合材 料。根據先前的研究,共鍍銅/鈦金屬在高溫下擴散的機制,會有金 屬分層的情況,並適合做為三維結構的接合金屬。在這篇論文中將探 討共鍍銅/鈦金屬在不同接合環境下的金屬分布情形,還有在晶片及 晶圓接合上的結果比較。在經過接合之後,我們發現有自動形成的鈦 黏接層,可能的鈦氧化物側壁保護層,以及主要的銅-銅接合/導電 層。

在本篇論文中,我們也有提供關於此結構的電性量測結果,而所 測得的結果和一般傳統銅銅接合有相近的電性特質。除此之外,我們 也利用許多不同的實驗來測試此結構的可靠度。實驗包含:濕度測試, 溫度變化測試,劣化測試...等。各個實驗結果也都顯示,此結構有良 好的穩定性及可靠度。



Electrical Performance and Reliability Investigation of

Co-sputtered Cu/Ti as 3D Bonded Interconnect

Student: Hsiao-yu Chen Advisor: Dr. Kuan-Neng Chen

Department of Electronics Engineering & Institute of Electronics College of Electrical and Computer Engineering National Chiao Tung University

Abstract:

Due to the physical and lithographical limitations, current scaling of transistors is reaching its bottleneck. To overcome this obstacle and continue to improve performance, the concept of 3D integration has been proposed. Current major efforts in 3D integration include the reliability of the bonding technology and the fabrication of TSV.

This thesis is dedicated to the research of using co-sputtered Cu/Ti as bonding medium in 3D integration, for its interesting properties exhibit after thermo-compression bonding. The study covers the analysis of diffusion mechanism of co-sputtered Cu/Ti under different bonding conditions at both chip and wafer level. It is proved that a self-formed adhesion layer is presented during bonding, possible Ti oxide is formed as sidewall passivation layer, and Cu is the major bonding/conducting medium.

Electrical analysis is also performed on the structure, and the result is comparable to the direct Cu-Cu bonding case. In addition, the structure is also examined under various reliability tests, and is verified as a stable bonding structure in all tests.



誌謝

首先我要感謝我的指導教授陳冠能老師,不論是在研究,或者是 論文撰寫上都給予我很多的指導和方向。也謝謝老師給我很多發揮的 空間,並且配合我未來的規畫給予我很多協助和意見。

再來我要感謝耀仁、筌安,總在我實驗遇到的困境時給我幫助和 建議,甚至犧牲自己的時間幫我解決各式難題。還有實驗室的其他學 長和同學,不論是機台訓練、意見徵詢、還是代工,謝謝你們總是不 吝於伸出援手。也謝謝你們總是耐心得聽我的煩惱和抱怨,陪我一起 渡過這段又累又開心的研究生活。還有黃騰頡,謝謝你載著我東奔西 跑,和我一起苦惱也和我一起大笑。

最後要謝謝爸爸、媽媽、姊姊和阿姨,在我覺得迷惘和挫折的時候,總是給我很多鼓勵,在適當的時候讓我反省,最重要的是謝謝你們的支持和體諒在好多好多各式各樣的事情。謝謝尼尼,像個可愛的 小胖子一樣健康長大!

Outline

Chapter	1 Intro	oduction	1
Chapter	2 Exp	erimental Instrument	9
Chapter	3	Characteristics of Co-sputtered Cu/Ti	Bonded
Intercon	nects		
3.1	Intro	luction	28
3.2	Exper	rimental	30
3.3	Invest	igation of the Bonded Structures	31
	3.3.1	Ideal Structure	31
	3.3.2	Electrical Evidence of Copper Bonding	32
	3.3.3	Investigation of Co-sputtered Cu/Ti Bonding	g at
		Wafer Level	32
	3.3.4	Investigation of Co-sputtered Cu/Ti Bonding	g at Chip
		Level	34
	3.3.5	Titanium Oxides as Passivation Layer	of Cu/Ti
	Interc	onnects	35
3.4 T	Temper	ature Dependence of Diffusion for Co-sputter	ed Cu/Ti
3.5	Sumn	nary	39
Chapter	4 Re	liability Evaluation of Co-sputtered Cu/Ti	Bonded
Intercon	nects		
4.1	Intro	luction	54
4.2	Exper	rimental	55
4.3	Re	eliability Tests of Co-sputtered Cu/Ti	Bonded
Inte	erconne	ects	56
	4.3.1	Contact Resistance Measurements	56
	4.3.2	AC Current Stressing Test	58
	4.3.3	DC Current Stressing Test	59
	4.3.4	Temperature Cycling Test	61
	4.3.5	Humidity Test	62
4.4 I	nvestig	ation of Interconnect Degradation	63
4.5 S	Summa	ry	65
Chapter	5 Futu	ıre Work	79

Table Caption

Chapter1 Introduction

Chapter 3

Characteristic of Co-sputtered Cu/Ti Bonded

Interconnect

Table 3-1	EDX analysis on region marked in fig. 3-844
Table 3-2	EDX analysis on marked area in fig. 3-12 and 3-1347
Table 3-3	EDX analysis of the marked area in fig. 3-1751
	The second se

Figure Captions

Chapter 1 Introduction

Figure 1-1 Intel roadmap for future semiconductor development	6
Figure 1-2 Schematic of 3D integration	5
Figure 1-3 Heterogeneous Integration by 3D integration	7
Figure 1-4 Schematic of metal bonding in 3D integration	7

Chapter 2 Experimental Instruments

Figure 2-1 Illustration of different alignment methods
Figure 2-2 Chip-level bonding instrument23
Figure 2-3 Schematics of Fineplacer Pico MA
Figure 2-4 Explanation of Auger electron
Figure 2-5 Schematic of SEM24
Figure 2-6 Schematic of FIB25
Figure 2-7 Schematic of TEM25
Figure 2-8 Illustration of SAT
Figure 2-9 Schematic of four-point probe
Figure 2-10 Picture of Agilent 4156C27

Chapter 3

Process Evaluation and Material Selection of Hybrid Bonding for Three-dimensional Integrated Circuit

Figure 3-1 Diffusion mechanism of co-sputtered Cu/Ti	40
Figure 3-2 Sheet resistance changes with different bonding time	40
Figure 3-3 SAT image of bonded sample at wafer level	41
Figure 3-4 SEM image of bonded co-sputtered Cu/Ti	41
Figure 3-5 TEM image and illustration of a bonded sample	42
Figure 3-6 TEM images focus at bonding interface	43
Figure 3-7 Result of line scan at orange line on the left	43
Figure 3-8 TEM image of a wafer level bonded sample	44
Figure 3-9 SEM image of sample prior to bonding	45
Figure 3-10 SEM image of sample after bonding	45
Figure 3-11 TEM image of sample bonded at chip level	46
Figure 3-12 Enlargement on region A in fig. 3-11	46
Figure 3-13 Enlargement on region B in fig. 3-11	47
Figure 3-14 Result of line scan at the red line on the top graph (near	
bonding interface)	48
Figure 3-15 Result of line scan at the red line on the top graph(near	
substrate)	49

Figure 3-16 Schematic of ideal co-sputtered interconnect
Figure 3-17 TEM of annealed co-sputtered Cu/Ti in oxygen ambient50
Figure 3-18 Line scan of annealed co-sputtered Cu/Ti51
Figure 3-19 Auger analysis of co-sputtered Cu/Ti on Ti silicide52
Figure 3-20 Auger analysis after annealed in oxygen ambient for 20min52
Figure 3-21 Auger analysis of co-sputtered Cu/Ti after heated on hot plate
for 100min in atmosphere ambient53

Chapter 4

Chapter 4 Reliability Evaluation of Co-sputtered Cu/Ti Bonded Interconnects

Figure 4-1 Mask for the top bonding sample
Figure 4-2 Mask for the bottom bonding sample
Figure 4-3 Schematics for the bonded sample
Figure 4-4 Structure of single side of the bonded sample67
Figure 4-5 Contact resistance of co-sputtered Cu/Ti68
Figure 4-6 Contact resistance of direct Cu-Cu bonding formation68
Figure 4-7 Stable contact resistance of co-sputtered Cu/Ti interconnect.69
Figure 4-8 Stable contact resistance of conventional Cu interconnect69
Figure 4-9 SAT image of patterned sample70

Figure 4-10 Co-sputtered Cu/Ti resistance change after each current
stressing cycle
Figure 4-11 Conventional Cu-Cu interconnect resistance changes after
each current stressing cycle71
Figure 4-12 Co-sputtered Cu/Ti resistance vs. DC current stressing
time71
Figure 4-13 Cu-Cu interconnect resistance vs. DC current stressing
time72
Figure 4-14 Resistance of co-sputtered Cu/Ti before and after TCT72
Figure 4-15 Resistance of co-sputtered Cu/Ti during humidity test73
Figure 4-16 Resistance of Cu-Cu interconnect during humidity test73
Figure 4-17 Degraded Cu/Ti interconnect during humidity test74
Figure 4-18 Degraded Cu-Cu interconnect during humidity test74
Figure 4-19 Degraded Cu/Ti interconnect at room temperature75
Figure 4-20 TEM image of void-free bonding interface75
Figure 4-21 TEM image of bonding interface with voids
Figure 4-22 SEM image of crack at bonding interface76
Figure 4-23 FIB images of interfacial voids77
Figure 4-24 FIB image of voids at bonding interface77

Figure 4-25 TEM image of interfacial voids(white spots)......78

