前瞻矽元件製作技術開發與感測器應用之研究

研究生:陳豪育 指導教授:簡昭欣 博士

國立交通大學

電子工程學系暨電子研究所



在本篇論文中,主要研究專注開發前瞻的矽基半導體元件結構,製程技術與元 件於跨領域如化學/生物感測的應用。在20世紀以來,積體電路效能與密度的持續提 升提昇了生活品質與科技進步。不斷的微縮元件尺寸是目前提升電路效能與密度的 唯一選擇。以ITRS 2009發表的技術藍圖,到 2016年,元件的開極寬度將進入16奈 米世代。在如此小的間距要產生兩個分明的P/N接面作為通道中少數載子的輸出入節 點,製程難度將明顯提高。因此,若仍沿用傳統的元件結構可預期將面臨嚴重的短 通道效應而導致元件的開/關功能喪失,造成漏電流問題與功率損耗。為了解決這個 問題,各種不同的元件結構也被相繼提出。

近年來,使用絕緣層上矽(SOI)的元件結構因具有相當薄的矽厚度(<10 nm)因 此相較於使用塊材矽基板具有更低的寄生電容並可提供絕對的電性隔離而被應用於 製作利基型電路;P/N 接面深度的控制也可透過改變矽層的厚度來達成改善元件短 通道效應的問題。因此,特別是超薄絕緣層上矽FD-SOI(完全空乏SOI)技術的在高效 能的電路應用上有明顯的進展。但是,周邊電路元件如 I/O、ESD元件等需要較高的 崩潰電壓的元件若要以超薄絕緣層上矽來製作具有先天的困難度。此外,完全空乏 SOI的矽層厚度控制與通道中隨機攙雜雜質對臨限電壓的影響將產生相當明顯的電 性變異而造成降低電路設計的容忍度。在第二章中,將提出使用超薄底部氧化層的 絕緣層上矽來取代超薄絕緣層上矽的結構。此種元件結構具有優異的抵抗短通道效 應的特性(降低DIBL)與效能(提高有效電流Ideff),其可利用基板電壓調節臨限電壓的 特性更是與矽塊材元件具有相似的功能性。由於透過降低超薄底部氧化層來減少汲 極電場的邊際耦合效應,絕緣層上矽的厚度可維持而降低了矽厚度變異性所造成的 電性匹配問題。此結構並有利於與傳統矽塊材晶圓結合提供高度整合的元件于SoC 電路之應用。

此外,由於需要提供更好的開極控制能力來抑制短通道效應, 奈米線被視為是 16奈米以下CMOS元件最有希望被廣泛採用的結構。由於元件的尺寸已和生物或化學 物質的大小相當。因此,近十年來,許多文獻紛紛在探討,如何利用具有奈米線結 構的電子式生醫感測器來取代傳統標記式的化學生物分子檢測方法。在過去大多數 研究中,常用的半導體矽奈米線製作所採用的"bottom-up"製造方法,因為其個別 奈米線的定位問題,將會導致製造量產化的困難。因此,完全相容於目前商業的矽 CMOS技術的"top-down" 矽奈米線製造方式的生醫感測器,提供了另一種可靠的解 決方案。為了得到高表面體積對體積比(surface-to-volume ratio)的奈米線來提升 檢測靈敏度,利用"top-down"製造方式的矽奈米感測器必須使用特殊的技術或昂 貴的黃光機台才可製作出更細長的奈米線元件。因此,我們在第三章將提出三種與 CMOS製程相容並可快速製作大量可靠的矽奈米線感測元件製作技術與其生醫感測的 應用。未來可結合CMOS的高速與降低雜訊的電路設計,應用於精準、即時且可攜式 的生物檢測。提供未來半導體元件與生物醫學的跨領域應用。

隨著元件尺寸不斷的縮小,微影技術一般被認為可能是16奈米以下CMOS製程技術的其中一個主要技術瓶頸。許多國外大廠目前視短波長的超紫外線(Extreme Ultraviolet lithography, EUV)為可能的解決方案,但它的光罩製作不易與設備

ii

昂貴,每組光罩的價格預計在16奈米世代將高達數百萬美元。從經濟層面來看,若 晶片製造端無法降低生產製造成本,將降低IC設計業者對於使用16奈米進行生產的 興趣。因此,無須使用光罩的電子束微影技術(Electron-beam lithography)相對 就顯得具吸引力了。然而,在電路密度持續提高的情況下,如何同時能得到高密度 與高解析度的成像技術一直是傳統光學微影製程開發的挑戰。傳統光學微影技術因 為必須透過光阻作為成像的煤介,鄰近的圖像成型時易受到光學近接效應(optical proximity effect)或電子散射影響產生干涉作用,因此要得到高密度與高解析度的 成像相對困難。為了克服這個問題,我們在第四章中,探討一種不須使用光罩與光 阻的顯影技術-奈米噴印成像技術(<u>Nano Injection Lithography</u>, NInL)。利用此 技術搭配蝕刻技術與元件製程整合,可用來製作16奈米等級的傳統矽基奈米線金氧 半場效電晶體元件並探討應用於靜態隨機存取記憶體的製作。

在第五章中,我們將利用脈衝雷射退火來製作可降低金屬矽化物與矽接面的蕭 特基能障的矽化鎳材料。在次16条米的元件尺寸,金屬矽化物與矽的異質介面電阻 將是元件寄生電阻的主要部份。此部份的寄生電阻值將影響元件效能是否能在尺寸 持續微縮時仍可具有改善效能的重要關鍵。而如何製作與控制包含界面的平坦度與 其蕭特基能障將是金屬矽化物於奈米元件應用最重要的課題。文中將探討透過脈衝 的雷射退火(PLA)的在nMOSFETM 元件上產生高的抗拉應力和低的界面蕭特基能障的 鎳矽化物的形成。透過脈衝的雷射退火除了有效降低CMOS製程中的熱預算考量並可 得到相當平坦的金屬矽化物與矽的異質接面而降低0.2 eV的蕭特基能障,並可有效 避免金屬矽化物琢面的產生因此可用於具有超淺接面的短通道元件。透過最佳化的 雷射能量,應用在NDL製作90奈米的元件上可得到大於 8 % 的元件效能改善。由於 此製程與CMOS製程具高相容性,可立即應用於現行的半導體製程技術中。

iii

Studies of Exploratory Silicon Device Fabrication and Sensor Application

<u>Abstract</u>

In the past decade, SOI CMOSFETs have become attractive because they provide full dielectric isolation and reduced junction capacitance for high-performance circuit. Very recently, remarkable progress has been achieved in fully-depleted silicon on insulator (FD-SOI) technology. However, to maintain sufficient control of the short-channel effects (SCE), the body thickness has to be reduced to less than one-third of the gate length, thus introducing another difficulty on the variation control of the devices. In the second chapter, a new SOI device scheme featuring thin buried oxide (TBO-SOI) was investigated. The TBO-SOI scheme alleviates the Si thickness reduction requirement for shorter channel. It eases the process variation effects on the characteristics of the devices as well as the parasitic resistance impact due to reduction in the Si thickness. Furthermore, this SOI technology is able to combine both the benefit of an SOI and bulk device without additional complicated process. The superior SCE with a bulk-device-like body effect characteristic makes this device scheme more convincing than the ultra-thin Si SOI.

Beyond the planar SOI, nanowire is the most compelling device channel architecture for complementary metal-oxide semiconductor (CMOS) device scaling towards 10 nm. The 2009 ITRS projected that gate lengths below 16 nm will be launched before 2015. From the perspective of the device gate length scalability, the nanowire channel with multiple-gate structure is expected to be the prospective candidate due to its superior gate control ability. More broadly, not only for the logic operation such as metal-oxide-semiconductor field-effect transistor (MOSFET), application of such a tiny semiconductor device for biomolecules sensing is evolving due to their similar dimensions. Thus, in the third chapter, we introduced three novel poly-Si nanowire field-effect transistor (NW FET) pH sensors fabrication using the conventional CMOS process. The nanowire width was scaled to sub-40 nm without requiring expensive lithography equipment. The surface ionic coupling operation of the buried-channel field-effect sensor exhibited superior pH sensitivity (threshold voltage shift > 100 mV/pH), which was beyond the Nernst limitation. The DNA detection capability and built-in memory functionality of NW FET enable interdisciplinary integration in very-large-scale integration (VLSI) circuits. The simple nanowire fabrication approaches realized manufacturing of uniform nanowire devices on a VLSI circuit, which provides a high sensitivity, compact, and cost-efficient biosensor systems-on-a-chip application.

Although optical lithography has been a key driver for semiconductor development, meeting the resolution requirements for continued shrinkage in the technology roadmap is making it difficult to use traditional optical imaging systems when the wavelength of the light source must be reduced. Unlike increasing the exposure tool numerical aperture (NA) to fulfill the resolution requirement, change of a light source to the ultraviolet region demands development of its relative component, such as optics system and photoresist. Thus, extreme ultraviolet (EUV) lithography is a possible solution to the 16-nm node lithography, but its mask set price (extrapolated from 45- to 32-nm nodes) of up to 3 million US dollars is punitive for testing chips and pilot productions in the 16-nm era. E-beam lithography, a maskless process, is a highly attractive lithography alternative—at least in the initial circuit-verification stage. Nevertheless, recent experimental results revealed that e-beam lithography still suffered from line-width roughness and proximity effects when preparing high-density patterns. The unwanted secondary electron scattering increases the extent of chemical reactions in the photoresist, which results in the loss of resolution for adjacent features. In this chapter, we introduced a novel maskless and photoresist-free technology, which we named as "Nano Injection Lithography" (NInL) that prepared fine patterns for highly integrated devices. The application of NInL is to deposit pattern-transferred materials on the substrate surface directly through electron beam assisted chemical reactions to form the resulting pattern as etching hard mask for subsequent anisotropic etch. In the past decade, the electron beam assisted chemical reactions of MOSFETs. Herein, we reported the fabrication of a 6T-SRAM cell having an area of 0.039 μ m², by using the NInL. This lithography technique disclosed a new way to explore low-volume and high-value 16-nm CMOS device and circuit design with minimal additional investment, and obtained early access to extreme CMOS scaling.

Finally, an attractive approach to form the exquisite metallic junction for ultra-scaled device was reported. The formation of a uniform, high tensile stress and low interfacial resistance nickel silicide (NiSi) on a 90-nm nMOSFET by introducing pulsed laser annealing (PLA) was investigated. This annealing approach eases NiSi phase transformation to NiSi₂ through sufficient annealing temperatures using a low thermal budget laser irradiation, and introduces increased silicide tensile stress and a 0.2-eV reduction in Schottky barrier height (SBH). This NiSi₂ layer has a superior film morphology at the silicon interface and avoids {111} NiSi₂ facet induced junction leakage for shallow junction devices. By optimizing the laser energy, an 8 % nMOSFET I_{on} - I_{off} enhancement was achieved, when compared with a conventional two-step rapid thermal annealing (RTA) process because of strain enhancement and interfacial resistance reduction.

Content

Abstract (Chinese)	i
Abstract (English)	iv
Contents	viii
Table Captions	xi
Figure Captions	xii
Chapter 1 Introdu	iction1
1.1 The Over	view and Motivation1
1.2 The Organ	nization of the Thesis
1.2.1	A SOI Device Scheme with Thin Buried Oxide
1.2.2	The Nanowire Device Fabrication and Its Sensing
1.2.3	Application
	Node Application

1.2.4 Device Silicidation using Pulsed Laser Annealing9

Chapter 2 A SOI Device Scheme with Thin Buried Oxide15

2.1	ntroduction	5
2.2	SOI Device Structural Design in Views of Strain and Resistance1	.6
2.3	Thin Buried Oxide (TBO) SOI Device Evaluation	18
	2.3.1 Motivation	8

	2.3.2	The DC Characteristics of TBO-SOI Devices	19
	2.3.3	The AC Characteristics of TBO-SOI Devices	21
	2.3.4	TBO-SOI and BulK Substrate Hybrid Technology	23
2.4	Summary		24

3.1	Introduc	tion	36
3.2	CMOS-	Compatible Planar Poly-Si Nanowire	38
	3.2.1	Planar Poly-Si Nanowire Fabrication	38
	3.2.2	Characterization of Planar Poly-Si Nanowire	39
3.3	The Self-	aligned Vertical Poly-Si Nanowire	43
	3.3.1	FEOL Self-Aligned Vertical Poly-Si Nanowire Fabrication	n43
	3.3.2	Characterization of Self-Aligned Vertical Poly-Si Nanowi	re44
	3.3.3	Poly-Si Nanowire Surrounding the W-plugs	46
3.4	Applicati	ons of Poly-Si Nanowire (PSNW)	47
	3.4.1	Nanoparticle-Capped PSNW for Chemical Sensing	47
	3.4.2	DNA Detection using PSNW	49
	3.4.3	PSNW Sensor with Embedded Memory	49
3.5	Summary	·	50
Chapter 4	<u>N</u> ano- <u>l</u>	njection <u>L</u> ithography (NInL) Technology for	
	Sub-1	6nm Node Application	70

4.1 Introduction	.7	7	(()
------------------	----	---	---	---	---

4.2	Lithography Alternatives Surveys for Sub-22nm Half-Pitch	72
4.3	Principle of Nano-Injection Lithography (NInL)	73
4.4	Fabrication Flow of 16-nm Node Devices using NInL	75
4.5	16-nm Node SRAM Fabrication using NInL	78
4.6	Summary	82

Chapter 5 Device Silicidation using Pulsed Laser Annealing (]

(PLA)	•••••••••••••••••••••••••••••••••••••••	95	5
-------	---	----	---

5.1	Introduction
5.2	Analysis of PLA Effects on NiSi Formation
5.3	Electrical Characteristics of Silicided Schottky Diode
5.4	Application of PLA Silicidation for nMOSFET Devices
5.5	Summary
	The second second
Chapter (6 Conclusion 119
Chapter (5 Conclusion 119
Chapter (6.1	5 Conclusion 119 Conclusion
Chapter 6 6.1 6.2	5 Conclusion 119 Conclusion

Table Captions

Chapter 1

Table 1.1	Evaluation of different biomolecule detection approaches.	12

Table 1.2	Comparison of	three major	lithography	technologies	for patterning.	13
-----------	---------------	-------------	-------------	--------------	-----------------	----

Chapter 2

Table 2.1	Key manufacturability metrics comparison between TB-SOI and TBO-	SOI
		29

F



Figure Captions

Chapter 1

Fig. 1.1	Illustration of two major device schemes and its depletion field during
	device operation. (a) A planar bulk device. (b) A SOI device11
Fig. 1.2	Evolution of multiple gate devices structure. (a) Double gate device. (b)
	Trigate device. (c) Nanowire Device. (Ref [10] F. L. Yang et al., "5nm-Gate
	Nanowire FinFET," in VLSI Tech. Dig., 2004, pp.196-197)11
Fig. 1.3	Biomolecular sensing principle of nanowire devices. The reactant bounding
	on the nanowire reacts with target analyte, generates the charges and
	changes the conductivity of nanowire
Fig. 1.4	Microscopical pictures of three CMOS-Compatible Poly-Silcon nanowire
	fabrication methods.
Fig. 1.5	A historical trend of device parasitic resistance to the different L_g of various
	technology nodes. (Reference: ITRS Roadmap 2009 edition)14

Fig. 2.1	The device structural template for TCAD simulation
Fig. 2.2	Simulated channel stress increased with decreasing T_{si} and L_g
Fig. 2.3	Drive current improvement from channel strain is more significant in small
	device dimension
Fig. 2.4	Channel stress versus different T_{si} and raised source/drain (RSD)

	thickness
Fig. 2.5	Sheet resistance $(R_{s/d})$ versus different T_{si} and spacer width
Fig. 2.6	The ESD IT_2 current measurement of SOI devices with various Si
	thickness
Fig. 2.7	The drain-side fringe-field vector comparison between (a) TB-SOI and (b)
	TBO-SOI devices
Fig. 2.8	Sub-threshold leakage current contours of (a) 100 nm buried oxide; (b) 20
	nm TBO-SOI (thin buried oxide SOI) devices. SOI buried oxide
	thickness reduction suppresses the drain side field penetration and
	therefore decrease bottom channel leakage
Fig. 2.9	Device I_{off} evaluation for two SOI scheme using different structural
	parameter as variables
Fig. 2.10	Simulated DIBL (drain induced barrier lowering)/Sub-threshold swing
	characteristics versus SOI buried oxide thickness. The buried oxide
	thickness decreased to less than 20 nm induces sub-threshold swing
	degradation due to increasing parasitic capacitance
Fig. 2.11	The device drain current degradation ratio between with and without
	turning on the lattice temperature model in MEDICI
Fig. 2.12	Body effect factor comparison between various device schemes
Fig. 2.13	The device parasitic capacitance at drain side with various buried oxide
	thickness
Fig. 2.14	Simulated device drain electric field with various buried oxide thickness
	and substrate doping concentration
Fig. 2.15	Simulated device parasitic capacitance and DIBL with various buried oxide
	thickness
Fig. 2.16	Simulated I_d - V_g comparison between 20 nm L_g TB-SOI and TBO-SOI at

- Fig. 2.19TEM cross-section view of TBO-SOI and bulk substrate integration.....34
- Fig. 2.20TEM cross-section view of TBO-SOI device.35
- Fig. 2.21 The experimental I_d - V_g characteristics of (a) the comparison between TB-SOI and TBO-SOI with the same silicon thickness 20 nm and L_g =100 nm (b) the back-gate bias sensitivity of TBO-SOI device 35



- **Fig. 3.4** (a) The schematic illustration of the PSNW electrical testing con uration. (b)

Tilt-angle SEM image of the single poly-Si nanowire with S/D pad.54

- Fig. 3.6Comparison of I_d - V_g characteristics of a fabricated PSNW FET device and
SOI maded NW FET.55

Fig. 3.14	Process	flow	for	the	fabrication	of self-aligned	vertical-channel	PSNWs
	using	, bulk	-Si t	echr	nology			59

- Fig. 3.15
 Top-view optical microscope picture of the PSNW and CMOS devices

 after poly gate etching.
 .59

- **Fig. 3.19** I_d-V_g characteristics of a poly-Si NW FET measured in aqueous solutions having various values of pH. The testing sequence is indicated by the arrow. Each test was performed 5 min after the solution had been injected into the channel. Insets: Band diagrams explaining the changes in the I_d-V_g characteristics upon changing the pH of the solution.61

Fig. 3.22	A simplified process flow of BEOL triangle-shape NW. (a) W-CMP. (b)
	ILD removal. (c) Dielectric/Poly deposition. (d) Poly etch process63
Fig. 3.23	SEM picture of triangle-shape nanowire array
Fig. 3.24	FIB cross-section view of triangle-shape nanowire
Fig. 3.25	SEM image of the poly-Si nanowires with different ferritin-buffer solution
	soaking time. (a) The soaking time is 3 hours. (b) The soaking time is 14
	hours
Fig. 3.26	I-V response to the different hydrogen peroxide concentration. (a) The
	sensitivity of 3-hours ferritin soaked device. (a) The sensitivity of
	14-hours ferritin soaked device
Fig. 3.27	Schematics representation of the NW surface after functionalized treatment
	steps. (Ref [78] M. C. Chen et al., "A Novel Smart Nanowire Biosensor
	with Hybrid Sensor/Memory/CMOS Technology,"in IEDM Tech. Dig.,
	2010, pp. 820-823)
Fig. 3.28	V_{th} shift of the PSNW device at various primer DNA concentrations. (Ref
	[78] M. C. Chen et al., "A Novel Smart Nanowire Biosensor with Hybrid
	Sensor/Memory/CMOS Technology,"in IEDM Tech. Dig., 2010, pp.
	820-823)
Fig. 3.29	The PSNW bottom dielectric composition for non-volatile memory66
Fig. 3.30	I_d - V_g characteristics of the bottom-gated PSNW with ONO bottom oxide at
	different operation mode. After the initial pre-stressing, the V_{th} can be
	adjusted after adequate programming
Fig. 3.31	Program and erase efficiency of ONO bottom gate dielectric PSNW. The V_{th}
	shift can be larger than 3V at the adequate operation bias as the P/E time is
	around 10mS67
Fig. 3.32	Endurance and retention characteristics of the ONO bottom oxide poly-Si

- Fig. 3.33 I_{on} - V_{th} distribution of the polysilicon NW FETs device at various program V_{th} region. There is a universal curve of I_{on} - V_{th} transform at different devices oroperation condition..68

Fig. 4.1	Schematic illustration and SEM top view pictures of e-beam lithography. (a)
	Illustration of back scattering effect of high energy e-beam. (b) Illustration of
	forward scattering effect of low energy e-beam. (b) SEM top view of the
	electron scattering induced interference with e-beam lithography
Fig. 4.2	(a) SEM top view of the back scattering effect induced interference of high
	energy e-beam lithography. (b) SEM top view of forward scattering effect of
	low energy e-beam lithography
Fig. 4.3	Half-pitch evaluation with recent reports and the ITRS requirement84
Fig. 4.4	The schematic illustration of dual beam system configuration using for
	Nano-Injection Lithography (NInL)
Fig. 4.5	The schematic illustration of focus electron beam (FEB) induced deposition
	process
Fig. 4.6	The 25 nm etchant hard mask formation using focus-electron beam deposition.
	The e-beam energy is 5 keV and the beam current is 0.4 nA with using

- **Fig. 4.7** Schematic illustration of NInL pattern generation. The electron-beam assisted chemical reaction to deposit pattern-transferred hard mask on substrate surface directly and the stage control the location for pattern generation....86

- Fig. 4.12 Process flow chart of nanowire formation: (a) NInL hard mask deposition.
 (b) Si pattern etch. (c) Formation of nanowire channel. (d) Tilt-angle SEM view of Si nanowire array.
- Fig. 4.14(a) Tilt-angle view of Si nanowire channel formation.(b) Tilt-angle viewof Si nanowire after gate patterning and a locally defined spacer deposition.
 - (c) Cross-sectional TEM view showing silicon nanowire covered with

- Fig. 4.18 SEM to views of (a) three critical layer superposition showing active region, metal gate and contact and (b) Metal-1 local interconnects.91

- Fig. 4.226T-SRAM static noise margin (SNM) improvement by a 20% V_{dd} increasing
of the cell voltage during read operation.93
- **Fig. 4.24** Simulated SNM versus V_{dd} at varied β ratio and with/without DVR. The data

shows DVR can greatly increase SNM, especially at low V_{dd}.94

Fig. 5.1	Parasitic resistance components illustration of a conventional MOSFET
	structure
Fig. 5.2	The TCAD simulation result of each resistance component of MOSFET.
	The resistance is extracted by by the $R=V_d/I_{dlin}$. The device is designed to
	meet a fixed DIBL value and the V_d is obtained from the potential difference
	between dedicate locations
Fig. 5.3	Three annealing process flows for silicidation evaluation
Fig. 5.4	The stress and sheet resistance correlations of different annealing sequences.
	The PLA energy density of the flow-3 samples were 0.6 J/cm ² and 1.5
	J/cm ²
Fig. 5.5	GIXRD spectrums results for different silicidation sequences
Fig. 5.6	Cross-sectional TEM images of (a) Flow-1 (two-step RTA) sample. (b)
	Flow-2 sample with 0.6 J/cm ² laser annealing. (c) Flow-3 sample with 0.6
	J/cm^2 laser annealing. (d) Flow-3 sample with 2.3 J/cm^2 laser
	annealing
Fig. 5.7	The schematic illustration of PLA enhanced NiSi formation. (a) 10 nm Ni
	and 10 nm Ti capping layer deposition. (b) The first RTA ($400^{\circ}C$,15 sec) for
	nickel silicidation. (c) Remove Ti and non-reacted Ni. (d) Apply PLA for
	second annealing, the melting front generated from top layer. (e) The melting
	front reach silicide and silicon interface and lead to mixing of melting
	silicide and silicon. (f) The excess Silicon atom at interface and the quench
	effect of PLA form the uniform NiSi ₂ at interface110

- Fig. 5.8 The stress and silicide thickness correlation. Different 1st RTA conditions (300 °C, 350 °C and 400 °C, all for 15 s) were used to obtain different silicide thickness for the flow-1 and different PLA energy density (0.6 J/cm² ,1.5 J/cm² and 2.3 J/cm²) were used to obtain different silicide thickness for the flow-3.
- Fig. 5.10
 I-V characteristics of p-type Schottky diodes formed under various silicide annealing conditions.
- Fig. 5.12
 Schematic illustration of state-of-the-art process strain enhanced cMOSFET technology.

 114
- Fig. 5.13
 Schematic illustration of the device performance qualitative evaluation due to NiSi proximity effect.
- Fig. 5.14Simulated silicide-to-channel proximity influence on the values of I_{dlin} gain
and channel strain. Nickel silicide strain: 0.7 G_{pa} ; initial thickness: 15
nm.115
- Fig. 5.15 $R_{on}-L_g$ plots of nMOSFET devices prepared under various annealing
conditions.115