

應力記憶技術應用於奈米尺寸 N型金氧半場效電晶體特性之研究

學生： 陸志誠

指導教授：雷添福 博士

指導教授：侯拓宏 博士

國立交通大學
電子工程學系 電子研究所博士班



本論文主要研究主題為單軸應變應力記憶技術對奈米尺寸之 N 型金氧半場效電晶體特性之影響。所謂的應力記憶技術即，當閘極的多晶矽及源、汲極被 N 型摻雜離子注入後，電晶體將被覆蓋一層氮化矽。在之後退火使得摻雜活化的過程中，因為閘極多晶矽及源、汲極矽原子的重新結晶，其在通道的所產生垂直壓力及延著元件長度方向的拉壓力，正好能夠增進電子在 N 型金氧半場效電晶體的遷移率。

首先，在第一章中，我們本論文的結構和描述研究的動機。

第二章主要概述應變矽技術對載子遷移率提升的理論。當互補式金氧半場效電晶體的結構因微縮而達到其極限時，應變矽技術會改變 矽晶體及其電子和電

洞的能帶結構，所產生的應變矽通道（strained channel）正可用來提升載子的遷移率。我們亦簡介了應變矽技術的兩種製備方法。第一種為雙軸伸張引起的應變矽。早期已有研究證明，可利用矽與矽鋯之間晶格的大小差異，而在矽鋯基板上製造出形變矽元件。雖然雙軸伸張形變矽在近年來被廣泛重視地應用為增進載子遷移率的技術，但此技術被證明有如下缺點。如在界面上有大量的貫穿差排而使得元件難以製作，以及鋯原子會向外擴散、源極與汲極延伸區的摻雜易快速擴散和其基板的高成本…等等。相形之下，第二種單軸形變卻可用簡單的

製程改變而製作出來，從而避免雙軸形變中複雜的晶圓製作、高成本以及大量缺陷等問題。單軸形變元件逐漸成為用來增進載子遷移率的主要技術。

在第三章中主要介紹應力記憶技術，最佳化的低成本應變記憶技術（SMT）已經應用在先進奈米製程技術上，並有明顯改善 N 型金氧半場效電晶體特性的能力，如電導和驅動電流的提升。然而，應力記憶技術對 P 型金氧半場效電晶體的影響，例如硼原子擴散及其空乏效應等，故需要額外蝕刻製程去控制應變記憶技術對 P 型金氧元件的退化。最後進一步提出應力記憶技術的產生、儲存機制，以及其應力傳導的模型。

在第四章裡我們用國家奈米元件實驗室六吋晶圓實驗來證實應力記憶技術應用在 N 型金氧半場效電晶體的表現。藉由應力記憶技術可以改善元件的電特

性；包括因提高電子的遷移率的轉移電導，較佳的短通道控制能力，如抑制臨界電壓的下滑(V_t roll-off)表現，較佳的 DIBL，可以應用於高度微縮元件的操作。除此之外，我們第一次發現到應力記憶技術是一種可以改變 N 型源、汲極接面擴散深度的製程。其所形成的超淺、陡峭接面，正可用來改善 N 型金氧半元件的短通道控制能力。然而，元件的熱電子可靠度卻會因此而變差。我們推測是由於在應變矽的通道結構中，靠近汲極端的電場強度會增加，而導致更嚴重的碰撞游離(Impact Ionization)所造成。

第五章裡，我們對不同的應力記憶技術氮化矽覆蓋沉積製程反應在六吋晶圓 N 型金氧半場效電晶體元件特性的影響進行了研究。所使用兩種的氮化矽覆蓋沉積製程分別是爐管低壓化學氣相沉積和電漿增強式化學氣相沉積。也探討氮化矽薄膜退火前、後的基本特性，如厚度，收縮率，化學成分的變化，應力的變化。我們發現不同氮化矽的沉積過程中，不同的熱預算(thermal budget)與氮化矽在晶片正反面覆蓋的行為，皆會影響載子的遷移率、臨界電壓的下滑變化及閘極氧化層缺陷形成的數量。我們也發現閘極氧化層缺陷的形成、界面品質的劣化與晶片因應力記憶技術所造成的彎曲有關。藉由最佳化的應力記憶技術製程，元件將能達到較高的遷移率、電晶體的轉移電導，同時維持相同的短通道特性。最後，在應變矽晶片製作過程中，應避免晶片的彎曲，以盡量減少閘極邊緣的破壞、開

極氧化層缺陷的形成，以滿足高品質電路生產的要求。

第六章裡，我們研究單軸應變力對奈米製程之 N 型金氧半場效電晶體的背向散射效應。背向散射特性是藉由電晶體的臨界電壓與導通電流和溫度關聯性所萃取得到。通過對比測量結果，我們證明單軸應變可以減少 N 型金氧半場效電晶體通道的背向散射。此外，單軸應變也降低了載子的有效質量，並提高了熱注射速度，效率和彈道傳輸效率。這些現象隨著開極長度的減少變得更加明顯。因此，單軸應變的優勢預期在高度微縮的電晶體將會保持，甚至可以延伸其應用範圍到彈道傳輸的電晶體上。

在論文最後的第七章裡，摘要幾個關鍵結果，並對未來方向做一些建議。




Study of Stress Memorization Technique on the Characteristics of Nanoscale nMOS Transistors

Student: Chih-Cheng Lu

Advisor: Dr. Tan-Fu Lei

Advisor: Dr. Tuo-Hung Hou

Department of Electronics Engineering &
Institute of Electronics
National Chiao Tung University



As the scaling of CMOS structure reaches its fundamental limits, the carrier mobility enhancement has been intensively pursued by introducing strain in the channel region. The uniaxial strain can be realized by stress memorization technique (SMT) fabrication process. After the gate polysilicon is amorphized by implantation, the transistor is then capped with SMT nitride. During the source/drain dopant activation annealing, the recrystallization of amorphous silicon would generate compressive vertical stress to the channel underneath. Such strain can be used to boost electron mobility for nFET device enhancement.


In Chapter 1, the overview of our study and motivations of this thesis are

described.

Chapter 2 gives an introduction of strain silicon theory upon the change of electronic and hole band structures. Furthermore, a brief summary of the evolution of strained silicon technology is outlined. Modern strain silicon fabrication methods such as substrate-induced strain and process-induced strain are also described.

After reviewing the basic concepts of the strain silicon theory, the process and literature overview of SMT are discussed in Chapter 3. The SMT effect and its

influence on nFET and pFET device performance are summarized, with an emphasis on the SMT strain formation mechanisms for electron carrier mobility enhancement.



In Chapter 4, we've realized the fabrication of SMT strained nFET on the National Nano Device Laboratories (NDL) 6" wafers using conventional nitride as the SMT strain cap layer. The introduction of the SMT process for the as-fabricated nFET device can improve its transconductance and short-channel effects (SCE). N-type dopant diffusion retarded by the SMT-strain is explained by the point defect engineering.

In Chapter 5, we've demonstrated the SMT fabrication process and analyzed the nFET electrical characteristics with different SMT cap nitride processes again on the

6” wafers. Both PE-SiN and LP-SiN were investigated. Basic physical and chemical properties of nitride films, such as thickness, shrinkage, bonding composition change, and stress change upon S/D activation annealing are also characterized. The nFET electrical performance and interfacial quality degradation have been well correlated to the effect of the wafer bowing exerted by SMT cap nitride. This suggests that wafer bowing induced by strain silicon process should be carefully controlled in order to minimize gate edge damage for high-yield production.

In Chapter 6, the channel backscattering characteristics for strained and non-strained nFETs using the temperature-dependent extraction method are examined for highly scaled nFET. We demonstrate that nFET channel backscattering can be effectively reduced by the uniaxial strain. Furthermore, the strain-reduced conductivity effective mass also increases the thermal injection velocity and ballistic efficiency. Such phenomenon becomes more appreciable as the gate length is reduced. It is thus expected that the performance enhancement induced by the uniaxial strain will be maintained even in the ballistic transport regime with very short gate length.

Finally, conclusions of this dissertation and recommendation for further research are presented in Chapter 7.

誌謝

首先我要向我的指導教授 雷添福博士致上最高的敬意，感謝他在學業研究與生活上給我的指導與鼓勵。我也要感謝另一位指導教授 侯拓宏教授的指導，令我獲益良多。另外也要謝謝公司同仁及主管 陳建豪博士，廖洺漢博士，李啟弘博士，李資良博士，章勳明博士的幫忙和對吾人在職進修的支持。

由衷感謝國家奈米元件實驗室提供了良好的研究環境及資源，使我能順利進行研究。另外，特別感謝奈米元件實驗室的製作與製程整合組提供在實驗上的設計討論，及徐台鳳小姐、蔣秋芬小姐及薛富國先生、巫振榮先生和其他工程師們在設備儀器技術上的協助。若沒有你們的大力幫忙，我無法順利地完成此論文，在此獻上我的謝意。也感謝實驗室裡一起研究的夥伴，郭伯儀、黃俊嘉、林冠良和羅文呈等人的協助。



最後，謝謝我親愛的父親、母親、妻子、兩位弟弟與我可愛的幼子。感謝父、母親對我的養育、教育之恩。感謝太太對我的付出，感謝我的家人們在我需要溫暖時給我照顧，謝謝你們陪我一路走過這漫長的求學生涯，僅此論文獻給所有關心我的家人及朋友。 謝謝大家！

Contents


Abstract (Chinese).....	I
Abstract (English).....	V
Acknowledge	VIII
Contents	IX
Figure Captions	XIII
Table Lists.....	XVIII



Chapter 1. Introduction	1
1.1 Background: CMOS Scaling Theory and Limitation	1
1.2 Motivation	2
1.3 Thesis Organization and Overview	3

Chapter 2. Strain Silicon Technology.....	6
2.1 Introduction of Strain Silicon Technology	6
2.1.1 Electron Conductivity Enhancement by Biaxial Tensile Strain	7
2.1.2 Hole Conductivity Enhancement by Biaxial Tensile Strain.....	8
2.1.3 Piezoresistance Coefficient for Strain Silicon	9
2.2 Engineering Methods to Introduce Strain in MOSFET Channel.....	10
2.2.1 Global Strain (Substrate-Induced Strain).....	11
2.2.2 Local Strain (Process-Induced Strain)	12
2.3 Uniaxial Strain Silicon Techniques for MOSFET Enhancement.....	13
2.3.1 Embedded SiGe / SiC Source/Drain.....	13
2.3.2 Contact Etch Stop Layer (CESL) Stressor.....	14
2.3.3 Stress Memorization Technique (SMT).....	15
2.4 Summary.....	16
Chapter 3. Review and Mechanism of Stress Memorization Technique	24
3.1 SMT Literature Review and Discussion.....	24
3.1.1 SMT Enhances nFET Device Performance	24
3.1.2 SMT Nitride SMT Induced pFET Loss	25
3.2 Mechanism of SMT.....	27
3.2.1 Stress Memorized in Poly Gate Model	28
3.2.2 Stress Memorized in Source-Drain Model.....	29
3.2.2 Stress Memorized Effect with Respective to Nitride Integrity and Capping Strength.....	30
3.3 Summary.....	31

Chapter 4. New Findings on SMT.....	38
4.1 Experimental and Device Fabrication.....	38
4.2 Results and Discussion	39
4.2.1 nFET Mobility Enhancement by SMT.....	39
4.2.2 New Findings on SMT: Improved nFET SCE.....	41
4.2.3 New Findings on SMT: Retarded S/D Dopant Diffusion.....	43
4.2.4 nFET Device Strain Superposition by CESL and SMT.....	45
4.3 Point Defect Engineering by SMT Strain	45
4.4 Hot Carrier Stress of SMT Strained nFET	49
4.5 Summary.....	51



Chapter 5. Characterization of nFET Devices with Different SMT Nitrides....	66
5.1 SMT Device with Two Different Kinds of Nitride.....	66
5.1.1 Study of Nitride Film Thickness Shrinkage	68
5.1.2 Study of Nitride Film Stress Change.....	68
5.1.3 Study of Nitride Film Chemical Properties.....	70
5.1.4 Device Wafer Bow Characterization.....	72
5.2 nFET Device Characterization and Discussion	74
5.2.1 Extraction of nFET Mobility and SCE	75
5.2.2 Mobility Degradation upon Interfacial State Deterioration.....	77
5.3 Wafer Warpage Induced Gate Edge Damage and Hydrogen Induced Interface Deterioration.....	78
5.4 Summary	80

Chapter 6. Ballistic Transport for Highly Scaled nFET Devices	98
6.1 Introduction of Ballistic Transport.....	98
6.2 Temperature Dependent Ballistic Transport Model	99
6.3 Experimental Results and Discussion.....	103
6.3.1 Ballistic Measurement on Strained and Non-Strain nFET.....	103
6.3.2 Improved Backscattering Coefficient and Ballistic Efficiency.....	105
6.3.3 Carrier Injection Velocity Enhancement.....	105
6.4 Summary	107
Chapter 7. Conclusions and Further Recommendations.....	119
7.1 Conclusions.....	110
7.2 Further Recommendations.....	120
7.2.1 Correlation of Sidewall Spacer to the SMT Strain.....	120
7.2.2 Study Transistor Layout Effect upon SMT.....	122
7.2.3 Integrate SMT Strain with High-K Gate and Metal Gate Technology.....	122
Reference	123
Curriculum Vitae	135
Publication List	136

Figure Captions

Chapter 2

Fig. 2.1 Constant energy surface for un-strained silicon conduction band.

Fig. 2.2 Constant energy surface for strained silicon conduction band.

Fig. 2.3 Simplified hole carrier valence band diagrams.

Fig. 2.4 Biaxial tensile strain generation by Si epitaxy growth on SiGe.

Fig. 2.5 Schematic representation of process induced strain in CMOS.



Chapter 3

Fig. 3.1 Fabrication process for locally strained channel (LSC) transistor

Fig. 3.2 The SMT process flow sequences with a nitride cap.

Fig. 3.3A Without nitride cap, the outgas hydrogen does not enhance boron depletion.

Fig. 3.3B The hydrogen induced Boron depletion model for pFET with SMT cap

nitride process.

Fig. 3.4 Schematic diagram of stress memorized in gate.

Fig. 3.5 Schematic diagram of stress memorized in source and drain active region.

Chapter 4

Fig. 4.1 SMT process flow.

Fig. 4.2 Measured $10 \times 0.4 \mu\text{m}$ nFET $G_{m,\text{lin}}$.

Fig. 4.3 Measured $W = 10 \mu\text{m}$ nFET V_t as a function of channel length.

Fig. 4.4 Calculated $W = 10 \mu\text{m}$ nFET DIBL.

Fig. 4.5 SIMS analyses for arsenic implanted wafers.

Fig. 4.6 SIMS analyses for phosphorus implanted wafers.

Fig. 4.7 Measured $10 \times 0.4 \mu\text{m}$ nFET $I_d - V_d$ output characteristics.




Fig. 4.8 Schematic illustration of typical simple point defect types in a monatomic solid.

Fig. 4.9 Change of point defect diffusivity upon strain.

Fig. 4.10 Change of specific point defect diffusivity upon strain.

Fig. 4.11 Schematic drawing showing compressive strain is induced at source/drain after SMT nitride stress change towards a more tensile state upon activation annealing.

Fig. 4.12 Schematic drawing showing physical models about arsenic pairing and clustering.

Fig. 4.13 Measured $10 \times 0.5 \mu\text{m}$ nFET hot carrier degradation V_t characteristics

Fig. 4.14 Measured $10 \times 0.5 \mu\text{m}$ nFET hot carrier degradation G_m degradation characteristics.

Chapter 5

Fig. 5.1 SMT process flow.

Fig. 5.2 Principle of wafer bowing measurement.

Fig. 5.3a Schematic drawing of stretching vibrations of Si-N, N-H, and Si-H bonds in nitride film.




Fig. 5.3b LT-SiN film FTIR analysis results before and after S/D activation annealing.

Fig. 5.3c HT-SiN film FTIR analysis results before and after S/D activation annealing.

Fig. 5.4 Estimated LT-SiN and HT-SiN hydrogen concentration, and composition based on the FTIR results before and after S/D activation annealing.

Fig. 5.5 Increased device wafer bow height measured on patterned wafers at different SMT stages to evaluate the SMT strain behavior.

Fig. 5.6 Measured $10 \times 0.4 \mu\text{m}$ nFET $G_{m,\text{lin}}$ at $V_d=50 \text{ mV}$.

Fig. 5.7 Measured $10 \times 0.4 \mu\text{m}$ nFET mobility at $V_d=50 \text{ mV}$.

Fig. 5.8 Measured $W = 10\mu\text{m}$ nFET V_t as a function of channel length.

Fig. 5.9 Calculated $W=10 \mu\text{m}$ nFET DIBL.

Fig. 5.10 Measured interface state density (D_{it}) characteristics as a function of trap energy near the conduction band edge using $50\mu\text{m}$ square MOS capacitors by High-Low CV technique.

Fig. 5.11 Schematic illustration of wafer bend induced gate edge damage and gate oxide interfacial quality deterioration.

Chapter 6



Fig. 6.1 Carrier transport in MOSFETs depends on relative dimension of the device size and the mean free path.

Fig. 6.2 Illustration of channel backscattering phenomenon.

Fig. 6.3 nFET devices with CESL by strained nitride and neutral SiON are fabricated for ballistic conduction study.

Fig. 6.4 Measured $1 \times 0.8\mu\text{m}$ nFET devices threshold voltage as a function of temperature for ballistic conduction study.

Fig. 6.5 Measured $1 \times 0.8\mu\text{m}$ nFET devices drive current as a function of temperature

for ballistic conduction study.

Fig. 6.6 Extracted λ_0 / l_0 ratio at different gate length.

Fig. 6.7 Extracted γ_{sat} at different gate length

Fig. 6.8 Extracted B_{sat} at different gate length.

Fig. 6.9 Extracted V_{inj} at different gate length.

Fig. 6.10 Change of the conduction band upon uniaxial tensile strain.



Table Lists

Chapter 2

Table 2.1 Piezoresistance coefficients on (100) Silicon substrate.

Table 2.2 Piezoresistance coefficients on (110) Silicon substrate.

Table 2.3 Preferred stress type for mobility enhancement.

Chapter 5



Table 5.1 Measured nitride thickness and associated thickness shrinkage rate (%) before and after S/D activation annealing.

Table 5.2. Measured nitride stress variation before and after S/D activation annealing.

Table 5.3. Estimated Si-H, N-H and Total Hydrogen bonds concentration in LT-SiN and HT-SiN before S/D activation annealing.

Table 5.4. Estimated Si-H, N-H and Total Hydrogen bonds concentration in LT-SiN and HT-SiN after S/D activation annealing.

Chapter 6

Table 6.1 Extracted $1 \times 0.8\mu\text{m}$ nFET devices η , α and ballistic transport parameters by the proposed temperature dependent ballistic transport model.

