# 國立交通大學

## 電機學院 IC 設計產業專班

### 碩 士 論 文

一個使用緩衝器插入且考量連線延遲的單源扇出最佳化

A Single Source Fanout Optimization Using Buffer Insertion Considering Interconnect Delay

研 究 生:吳國富

指導教授:李育民 副教授

中 華 民 國 九 十 九 年 七 月

### 一個使用緩衝器插入且考量連線延遲的單源扇出最佳化

A Single Source Fanout Optimization Using Buffer Insertion Considering Interconnect Delay



國 立 交 通 大 學 電機學院 IC 設計產業專班 碩 士 論 文

A Thesis Submitted to College of Electrical and Computer Engineering National Chiao Tung University in partial Fulfillment of the Requirements for the Degree of Master

in

Industrial Technology R & D Master Program on IC Design

July 2010

Hsinchu, Taiwan, Republic of China

中華民國九十九年七月

一個使用緩衝器插入且考量連線延遲的單源扇出最佳化

學生:吳國富 的第三人称单数 医血管 计数据 经有限

國立交通大學電機學院 IC 設計產業專班

#### 摘 要

隨著半導體設備的複雜度持續的發展,電子設計自動化工具的效能及積體電 路設計流程必須著重所有的奈米問題。緩衝器插入是用來改善時序問題效能先進 科技技術。扇出最佳化在時序最佳化中是一個基礎的問題。在這篇論文中,我們 採取緩衝器插入技術且考量連線延遲來解決單源扇出最佳化問題。



#### A Single Source Fanout Optimization Using Buffer Insertion Considering Interconnect Delay

Student: Kuo-fu Wu Advisors: Dr. Yu-min Lee

#### Industrial Technology R & D Master Program of Electrical and Computer Engineering College National Chiao Tung University

#### ABSTRACT

As the complexity of the semiconductor device continues to explode, the EDA tool **WILLE** performance and IC design flows are necessary to address all nanometer issues. Buffer insertion is the state-of-the-art technology, which is used to improve the performance of the timing issue. Fanout optimization is a fundamental problem in timing optimization. In this thesis, considering the interconnect delay , we will adopt the buffer insertion technique to solve the single source fanout optimization problem.

 首先要感謝的是指導老師: 李育民 博士 在我交大研究生的生 涯中幫助了我許多,舉凡研究上,心理輔導上以及課業上的種種,以 致於這碩士論文的完成。

再來感謝的是口試委員: 陳富強 博士 及 李毅郎 博士 所提供的寶 貴意見及修正建議,使得此碩士論文得以更臻完善。

 非常感謝愛情長跑十多年的女友幫我 revise 我寫的碩士論文,透 過週日下午三個多小時的電話一句句的校正與修改使得我的論文初 槁得於口試前十天順利的繳交到口試委員的手上。

 最後要感謝的是我的父親、亡母 及大哥。沒有父親無怨無悔的打 拼、亡母從小至臺北科技大學電通所研一的諄諄告誡及教誨、以及大 哥多年來在背後默默的支持我。今日的我可能不知在哪裏流浪或迷失 自我、隨風漂浮!

再次謝謝我的父親、 亡母 及 大哥。



## **Contents**



# **List of Figures**



## **List of Tables**





# **List of Algorithms**





# **Chapter 1 Introduction**

### The buffer insertion and sizing are essential design methodologies for reducing interconnect delay [1]-[10]. In his past research [1], the VG algorithm has taken some important steps in this direction. The idea is to proceed bottom-up from the sink nodes along the tree toward the source node. During the bottom-up process, the set of candidate solutions at each node evolves through four operations (grow, add buffer, merge, prune solutions). The algorthm picks the best one from the solution set of the source and then top-down traverses the tree to get the corresponding buffer placement.

In Figure 1.1, almost 70% of the cell count on a chip will be the buffer at 32 nm process technology. Delay has a square dependence on the length of an RC unbuffered wire and buffers needed to linearize delay. For the interconnect optimization issue, the buffer insertion technique plays a very important role in DSM IC design: timing optimization, signal integrity and fixing of the various electrical violations (e.g. load, slew)[11]. In Figure 1.2, as we concern the interconnect power, the power consumption in signal nets and the number of buffer are increasing drastically. The IC designers have actions needed to be taken: using optimal buffer to minimize the total power.

Fanout of a gate is the number of gates driven by that gate. To be more specifically, the maximum number of gates can exist without impairing the normal operation of the gate. The current must flow between logic gates and is limited by logic gate technology. For a single source fanout issue, the clock and GPIO (General Purpose Input and Output) signal are often used in VLSI design. This is especially noteworthy in the case of deep sub-micron IC design.



Fig. 1.1: Buffer Usage in the Future



Fig. 1.2: Total Dynamic Breakdown and % Buffer Cells in Block-Level Nets

#### **1.1 Motivation**





Fig. 1.3: The Meaning of Fan Out from [25]

In order to make sure all that inputs of the logic gate still maintain the precise logic, the fanout optimization is the driving force behind VLSI design. The fanout is the number of load gates N that are connected to the output of the driving gate (see Figure1.3). On the other hand, the fanout is an unit of the ability of a logic gate output to drive a number of inputs of other logic gates of the same type. In most designs, logic gates are connected together to form more complex circuits, and it is common for one logic gate output to be connected to several logic gate inputs. Increasing the fanout of a gate can affect its logic output levels. Many library components define a maximum fanout to guarantee that the static and dynamic performance of the element meet the specification. In this thesis, considering interconnect delay, we will adopt the buffer insertion technique to synthesize the fanot tree which connects the source to the sink (see Figure 1.4) such that the require times at all the sinks are satisfied and the required time at the input pin of the source is maximized.



Fig. 1.4: Construct a Fanout Tree at The Source from [15]

### **1.2 Our Contributions**

In this thesis, we try to add interconnect delay in [12]. The interconnect delay could not be neglected because it will have huge impact on the design such as the number of buffer inserted, and the total delay. Considering the gate delay only will not get the correct result of the real world. Another contribution is the combination of the combinational merging algorithm and the LT-Trees algorithm because there is a trade-off between better solution and less time. The last contribution is to implement the retrace function that can be very easy to trace back the fanout tree structure.



### **1.3 Organization of the Thesis**

The introduction, motivation, and contribution are in Chapter 1. Chapter 2 will have the previous works, and the problem formulation. The detail algorithm such as two-level algorithm, combinational merging algorithm, LT-Trees algorithm, and retrace algorithm will be explained clearly in Chapter 3. Finally, the experimental results and conclusion are given in Chapter 4 and Chapter 5, respectively.



## **Chapter 2**

## **Preliminaries**

### **2.1 Problem Formulation**



Fig. 2.1: The Network from [12]

In [12], given a source  $s_0$  and n sinks  $s_1, s_2, ..., s_n$ , each sink has a required time  $r_1, r_2, ..., r_n$ and an input pin capacitance  $c_1, c_2, \ldots, c_n$ , as shown in Figure 2.1. The buffer and gate at the source are also provided in Figure 2.1. The delay of the buffer is  $d_{buf} = \alpha_{buf} + \beta_{buf}C_{out}$  and the delay of the gate at the source is  $d_{source} = \alpha_{source} + \beta_{source}C_{out}$ , where  $\alpha_{buf}$ ,  $\beta_{buf}$ ,  $\alpha_{source}$ ,  $\beta_{source}$ 

are known constants. The  $C_{out}$  in buffer delay calculations is the sum total of the input pin capacitances for all fanouts of the buffer. Another  $C_{out}$  involved in the gate delay is the sum total of the input pin capacitances for all fanouts of the source. The problem is to evolve an algorithm to construct the fanout tree which connects the source to the sink (using the buffers as intermediate nodes) such that the required times at all the sinks are met, and the required time at the input pin of the source is maximized. The definition of the problem could be described more specifically as follows:

- Given a library of buffers with the same size: the input load  $C_{buffer}$ , the load dependent delay  $\beta_{buffer}$  and the intrinsic delay buffer  $\alpha_{buffer}$ .
- Given the source signal s, its drive capability  $\beta_{source}$  and its intrinsic delay  $\alpha_{source}$
- Given n sinks with separate required times  $r_i$  and load  $C_i$
- To find a tree of buffers that distributes the signal s to all the sinks and maximizes the required time at the input end of source
- To take the interconnect delay into consideration

#### **2.2 Previous Works**

• Effort-based delay equation:



 τ **: Semiconductor process parameter** *p* **: Parasitic delay (due to diffusion cap.)** *g* **: Logical effort (gate topology)** *h* **: Electrical effort (gate size –** *L/Cin* **)**  $delay = \tau(p + gh)$ 



For the fanout optimization issue only, a paper provides such an approach: two-level, combinational merging, LT-Trees algorithm under the discrete buffer size [13]. Considering the continuous buffer sizes issue [14] [15], they find that the fanout optimization result will be better than discrete buffer library. In [26], taking the gate sizing and fanout optimization at the same time, he claims that the optimization problem will be formulated as a non-convex optimization problem. Fanout optimization [22] is the problem of constructing a buffer tree topology between a source and all sinks and the timing restrictions at all sinks are satisfied [13] [16] [19]. Several objective functions have been considered for the fanout optimization problem, such as minimizing area [16] [17] [18] [19], reducing power consumption [17] [19], and turning down load on the source [20].

In [15], they proposed an optimum solution for the single-sink buffering problem and developed an effective heuristic for the multiple-sink fanout optimization problem. Specifically

speaking, they divide the input capacitance bound into a set of bounds for different source-sink pairs, solve the problem for each source-sink individually, merge all the source-sink pair solutions into a single fanout tree solution, discretize and map the logical buffers to physical buffers in the library. Figure 2.2 shows the delay model of their solution.

In [23], in their recent survey on repeater insertion, they have taken some important steps in this direction. A repeater insertion flow at different stages of back-end IC flow at circuit-level is presented. The main concern in this paper is what accuracy is required for the timing model at different stages of the flow and what stages establish the quality of the results. The flow was tested with very high-fanout nets. It is capable of simultaneously solving the problem of fanout optimization and repeater insertion during the back-end IC flow.

In [24], an algorithm was presented for delay optimization under the constraint of combinational logic, and they expand the state-of-the art sizing algorithm based on lagrangian relaxation. Moreover, tightly combining fanout tree build process, buffer insertion/sizing and gate sizing, they thereby accomplish more optimization than if they were performed independently.



## **Chapter 3**

## **A Single Source Fanout Optimization**

#### **3.1 Interconnect Delay Model**

A simple approximation to the delay in a RC network is elmore delay calculations used in logic synthesis very often. For the sake of the easy calculation and precise, the elmore delay model will be used to estimate the interconnect delay in this fanout optimization problem (see Figure 3.1).





Fig. 3.1: The Elmore Delay from [25]

### **3.2 The Original Example Without Interconnect Delay**



Fig. 3.2: The Original Example from [12]

The fanout tree given in Figure 3.2(a) is adopted from [12]. The  $C_{out}=C_1+C_2+C_3+C_4+C_5$ that is the summation of all the capacitance at sink and the  $r_{out}$  = minimum( $r_1, r_2, r_3, r_4, r_5$ ), where  $C_i$  is the input pin capacitance of node i and  $r_i$  is the required time at the input of node i. The required time at the input of the source is given by  $r_{source} = r_{out} - d_{source} = r_{out} - (\alpha_{source} +$  $\beta_{source}C_{out}$ ).

Another fanout structure is given in Figure 3.2(b). The  $C_{bufout} = C_3 + C_4 + C_5$ , the  $r_{bufout}$ = minimum( $r_3,r_4,r_5$ ),  $r_{buffin} = r_{bufout}$ - $d_{buf} = r_{bufout}$  - ( $\alpha_{buf} + \beta_{buf}C_{bufout}$ ), the  $r_{out}$  = minimum  $(r_1, r_2, r_{bufin})$ , and the  $C_{out} = C_1 + C_2 + C_{buf}$ , where  $C_i$  is the input pin capacitance of node i and  $r_i$  is the required time at the input of node i. The required time at the input of the source is given by  $r_{source} = r_{out} - d_{source} = r_{out} - (\alpha_{source} + \beta_{source}C_{out})$ .

For the sake of easy reading the output file, the buffers can be given names in any order. On the other hand the source and sinks must be named as source and  $sink_i$ . The output file for

another topology solution in Figure 3.2(c) will look as follows:

 $sink1 = source;$  $buf1 = source;$  $sink2 = but1;$  $buf2 = but1;$  $sink3 = but2;$  $buf3 = buf2;$  $sink4 = but3;$  $sink5 = but3;$ 

The simple rule in output file is every net i with source node i and sink node j is represented as: node j= node i.



### **3.3 The Original Example With Interconnect Delay**

We assume the net connecting any two nodes (source,sinks,buffers) will have the per-unitresistance R and per-unit-capacitance C. In Figure 3(a), the required time at the input of the source  $r_{source} = r_{out} - d_{source} = r_{out} - (\alpha_{source} + \beta_{source}C_{out})$  has to be changed as follows  $r_{source}$  $= r_{out}$  -  $d_{source}$ -R\*C=  $r_{out}$  -( $\alpha_{source} + \beta_{source}C_{out}$ )-R\*C.

In Figure 3(b),  $r_{bufin} = r_{bufout}-d_{buf} = r_{bufout} - (\alpha_{buf} + \beta_{buf}C_{bufout})$  is necessary to be changed as follows  $r_{bufin} = r_{bufout}-d_{buf} = r_{bufout} - (\alpha_{buf} + \beta_{buf}C_{bufout})$  - R\*C. The required time at the input of the source will be  $r_{source} = r_{out} - d_{source} - R^*C = r_{out} - (\alpha_{source} + \beta_{source}C_{out}) - R^*C$ .



### **3.4 The Algorithms Used In Fanout Optimization**



H.Touati [13] proposed some methods to solve the one source fanout optimization problem in his dissertation. The dissertation shows in full detail how a single source fanout optimization is figured out by two-level, combinational merging, and LT-Trees (Algorithm 2 to 4).

#### 1. Two-Level Trees:

The characteristic of two-level trees is the usage of only one type of buffer. And even with this restricted tree structure, this optimization problem is NP-complete. The definition of twolevel tree is that any leaf of this tree is separated from the root by only one node in this tree. A sink is set to an intermediate buffer only if this assignment reduces the required time at source at least. On the other hand , the algorithm chooses the allocation which maximizes the required time at the source node. The number of the intermediate node(buffer) could be defined as follows:  $\sqrt{\beta_{buffer} * sumC_1/\beta_{source} * C_{buffer}}$ . The  $sumC_1$  is the sum of all sink's capacity. The time complexity of the algorithm (Algorithm 2) is  $O(n^{1.5})$ . This is a greedy algorithm which does not guarantee optimality, but is a baseline algorithm for other more sophisticated methods.

In algorithm 1, the required time at all sink is sorted by quick sort and the capacity is the second key in quick sort when two of the required time are the same value. Figure 3.3 to Figure 3.5 show that that the construct process of the two-level tree.

#### 2. Combinational Merging:

The algorithm incrementally inserts buffer cells and connects the k sink nodes with the largest required times. For combinational merging (Algorithm 3), the method is presented as follows: To sort the n sinks by ascending required times, to link the n-k+1 sinks with the largest require times to a buffer, to merge the new buffer node with the left k-1 sinks to generate a new k nodes sorted array. The procedure must be done recursively, until the k is equal to 1.

The main concern is how to choose k: Given kopt =  $\sqrt{\beta_{buffer} * sumC_1/\beta_{source} * C_{buffer}}$ , k is the largest index that has  $sumC_k$  bigger than  $sumC_1/k$ opt. k is determined by the two-level tree equation. The algorithm is easy and has time complexity O(nlogn) resulted from the fanout tree structure. The detailed is below algorithm 3 and in the Figure 3.7 to Figure 3.12.



Fig. 3.3: Two-Level Algorithm Step 1



Fig. 3.4: Two-Level Algorithm Step 2





Fig. 3.5: Two-Level Algorithm Step 3

- Fan-out optimization: Construct a fan-out tree which maximize the required time  $R_r$  at the net source  $r$  on following conditions
	- Net source *r* :
		- Output transition coefficient :  $T<sub>r</sub>$ 
			- (Switching delay *S<sub>r</sub>* is not really needed in the optimization)
	- $-$  Buffer cell  $b_i$ :
		- Gate load :  $L_{bj}$
		- Switching delay :  $S_{bj}$
		- Output transition coefficient :  $T_{bj}$
	- $-$  Sink  $i$  ( $i = 1, 2, ... n$ )
		- Gate load :  $L_i$ • Required time *Ri*
		-
	- 1. Sort the sinks in the increasing order of their required times (in case of a tie, the decreasing order of the gate load)
	- 2. For each buffer cell  $b_j$ , compute the optimal number of sinks  $k_{b_j}$  (from the tail of the sink list) to be connected to  $b_j$ .
		- $\triangle$  *L<sub>all</sub>* : total gate loads in the sink list
		- $\Diamond$   $n_{bj} = (T_j L_{all}/T_r L_j)^{1/2}$  : optimal number of buffers in two-level tree using cell *bj*
		- $\triangle$  *L<sub>all</sub>* /  $n_{bi}$ : Optimal load per single buffer *b<sub>i</sub>*
		- $\leftarrow L'_{k}$ : total gate loads of the last *k* nodes in the sink list
		- $\blacktriangleright$  *k<sub>bj</sub>* is the smallest *k* which satisfies  $L'_{k} \ge L_{all} / n_{bj}$
	- 3. For each cell type  $b_j$ , let  $R(b_j)$  be the required time at the source *r* where only a single cell of  $b_j$  is connected to *r* and cell  $b_j$  is connected to the last  $k = k_{bj}$ ) nodes in the sink list.
		- $\diamond$  *R*(*b<sub>j</sub>*) = *R'<sub>k</sub> T<sub>bj</sub> L<sub>k</sub> S<sub>bj</sub> T<sub>r</sub> L<sub>bj</sub>*
		- $\Diamond$  *R'<sub>k</sub>*: required time of the *k*-th node from the bottom of the sink list
		- $\triangleright$  Choose the cell type *b<sub>j</sub>* which gives the largest *R*(*b<sub>j</sub>*) (this will have the largest speed up effect)
	- 4. Update sink list :
		- $\triangleright$  Insert the cell  $b_i$  to the fan-out tree
		- $\triangleright$  Delete the  $k_{bj}$  nodes from the sink list (since they are buffered by  $b_j$ )
		- $\triangleright$  Add *b<sub>i</sub>* to the sink list
			- $\Diamond$  Required time at the inserted *b<sub>j</sub>* cell *: R*(*b<sub>j</sub>*) = *R'<sub>k</sub> T<sub>bj</sub> L<sub>k</sub> S<sub>bj</sub>*
		- $\triangleright$  If  $k_{bi}$  is less than the total number of nodes in the sink list, go to 1.
	- 5. Retrieve the best allocation during the whole process (allocation with the largest required time at the source). *End of process.*

Fig. 3.6: The Building Process For Combinational Merging Tree



Fig. 3.7: Combinational Merging Algorithm Step 1



Fig. 3.8: Combinational Merging Algorithm Step 2



Fig. 3.9: Combinational Merging Algorithm Step 3



Fig. 3.10: Combinational Merging Algorithm Step 4



Fig. 3.11: Combinational Merging Algorithm Step 5



Fig. 3.12: Combinational Merging Algorithm Step 6

#### **Algorithm 2** Two-Level Algorithm

Inputs: from sink k+1 to sink n , sorted by ascending required time, the capacity of these (n-k+1) sinks( $C_{k+1}, C_{k+2}$ ..... $C_n$ ), the sum of the capacity of these (n-k) sinks, $sumC_k$  $\alpha_{source}, \beta_{source}, \alpha_{buffer}, \beta_{buffer}, C_{buffer}$  per-unit-resistance, per-unit-capacitance Output: the required time of the (n-k) sinks using two-level fanout tree begin  $\frac{1}{i}$  is zero, the root is the source, otherwise, the root is buffer beta =  $(k=0)$ ?  $\beta_{source}$ : $\beta_{buffer}$ // calculating the number of buffers needed  ${\tt nBuffer} = \sqrt{\beta_{buffer} * sumC_1/\beta_{source} * C_{buffer}}$ //the number of buffers will less than the number of sinks nBuffer =( $(nBuffer) < (n - k)$ )?nBuffer:(n-k) //rBuffer stands for Cout and lBuffer represents //Cbuf **for** i=1 to nBuffer **do** rBuffer $[i] = 0.0$ ;  $IBuffer[i] = 0.0;$ **end for**  $temp = -1000000$ : //assign sink to buffer begin with the one with // biggest required time, easy to calculate the // buffer require time **for** i=n to  $k+1$  **do for** j=1 to nBuffer **do** // the new added one has the minimum // require time required =  $r_i - \beta_{buffer} * (lBuffer[j] + C_i)$ -PerUnitInterconnectDelay; **if**  $temp) < (required)$  **then** temp =required;  $num = j$ ; **end if end for**  $rBuffer[num] = temp;$  $lBuffer[num] = lBuffer[num] + C_i;$ **end for for** i =1 to nBuffer **do** result =  $(result < rBuffer[i])$  ?result : rBuffer[i]; result = result- ( $\beta * C_{buffer} * nBuffer) - (\alpha_{buffer});$ **end for** return result; end

3. LT-Trees: The two-level trees can only build restricted type of net structure, which is not efficient and sufficient if the required times at sinks are very different from each other. The combinational merging is only using a heuristic approach to choose the parameter k. The LT-trees algorithm is a compromised algorithm between combinational merging and two-level fanout trees. The definition of the LT-trees [13]:

a. A leaf is an LT-Tree

b. A two-level tree is an LT-Tree

c. Let T be a tree rooted at r such that one child of r is an LT-Tree and all the other children of r are leaves. Then T is an LT-Tree.

If a node has more than one child being intermediate node, we only consider it as a two-level trees. Compared to the trees structure constructed by two-level trees and combinational merging, the trees structure defined above is much more complex, making it possible to handle the situation as sinks have very big capacities or/and the required times of sinks are very different from each other. On the other hand, the LT-trees are only a small subset of the set of all fanout trees, making it practical in general use. This algorithm is also not optimal based on the sorting of sinks by increasing required times. The complexity of it is  $O(n^{2.5})$ . The Figure 3.13 shows the construct of LT-Trees.

The LT-trees algorithm uses the dynamic programming to generate the optimal LT-Trees for a given fanout problem. The idea is: For k from n to 1, each k is also a fanout problem.

1. First compute the two-level trees on k

2. As induction on k from n to 1, for any  $m > k$ , the optimal LT-trees T(m) is already known. Connect sink k,  $k+1,...,m-1$  and optimal LT-tree  $T(m)$  to root, obtain the relative required time.

3. The final optimal LT-tree  $T(k)$  is the one from step 1 and 2 with the maximum required time. Use two-level[k] to indicate if the LT-tree is a two-level trees. If it is not, next[k] is used to record the first index that is not connected to the root directly.

4. Compute the whole procedure recursively until  $k = 1$ , to obtain the maximum required time at source. The detailed algorithm is shown by algorithm 4. Given the array two-level[k] and next[k], it is very easy to trace back the trees structure. The detailed algorithm is below on algorithm 5.

The fanout optimization is a NP-Complete problem if non-constant capacity values are allowed at sinks. So, there is always a trade-off between better solution and less time. combinational merging algorithm is a heuristic algorithm with much less time consumed than LT-Trees algorithm. In this thesis, the two algorithms are combined: We already know the minimum required time at sinks and we can get the ideal maximum required time by:  $r_1 - \alpha_{source} - \beta_{source} *$  $(C_{buffer} + C) - R * (C_{buffer} + C) - \beta_{buffer}C_1$ 

For each benchmark, we first use the combinational merging algorithm, and if the obtained required time is within a small range of the ideal required time, computing stops here. Otherwise, the LT-Trees algorithm will be called for a better solution. Since combinational merging is very fast, its overhead on those using LT-Trees finally is acceptable.



Fig. 3.13: The Construct of the LT-Trees

#### **Algorithm 3** Combinational Merging Algorithm

```
Inputs: n sinks sorted by ascending required time , one source signal and a one size buffer
library\alpha_{source}, \beta_{source}, \alpha_{buffer}, \beta_{buffer}, C_{buffer} per-unit-resistance, per-unit-capacitance
Output:maximum require time at source input and the buffer tree structure
int n= nSink; double kopt;
int k; int step=0;
double rt;
while n > 0 do
  for i=0 to n do
     sumC[i]=0.0;for int j = i to n do
       sumC[i]+=cSink[j];
    end for
  end for
  kopt = sqrt(bBuffer*sumC[0]/(bSource*cBuffer));
  for i=0 to n do
    if sum[ i ] > (sum[0]/kopt) then
       k=i;
    end if
  end for
  rt= rSink[k]-bBuffer*sumC[k]-aBuffer-PerUnitInterconnectDelay;
  for i=k to n do
     pSink[ssink[i]]=(k=0)?-1:step;end for
  if k == 0 then
    break;
  end if
  quicksort(rSink,cSink,sSink,0,k);
  int i=0:
  for i=0 to k do
    if rSink[i] > rt then
       break;
    end if
  end for
  if i==k then
    rSink[k]=rt;
     cSink[k]=cBuffer;
     sSink[k]=nSink+step;
  else
    for (intj = k; j > i; j - -) do
       rSink[i]=rSink[i-1];cSink[i]=cSink[i-1];sSink[i]=sSink[i-1];end for
    rSink[i]=rt;
     cSink[i]=cBuffer;
     sSink[i]=nSink+step;
  end if
  n=k+1;
  step++;
end while 31
```
#### **Algorithm 4** LT-Trees Algorithm

```
Inputs: n sinks sorted by ascending required time one source signal and a one size buffer
library. \alpha_{source}, \beta_{source}, \alpha_{buffer}, \beta_{buffer}, C_{buffer} per-unit-resistance, per-unit-capacitance
Output: maximum require time at source input and the buffer tree structure.
begin
for i=1 to n do
  for i = i to n do
     sumC_i = sumC_i + C_j;end for
end for
sumC_{n+1} = C_{buffer};required[n+1] =C_n+1000for i=n to 1 do
  required[i] = two-level();tLevel[i] = true;for j=i+1 to n+1 do
     // calculating the required time when the sink k to
     // to \sin(k(j-1)) connected to root directly.
     // rk is the smallest required time
     temp =min(r_k, required[j] – \alpha_{buffer})
     temp -= ((i \ == \ 1)? \beta_{source} : \beta_{buffer} * (C_{buffer} + sumC_k - sumC_1)-
     PerUnitInterconnectDelay;
                                        JULIU
     if temp > required[i] then
        required[i] = temp;tLevel[i] = false;next[i] = 1end if
  end for
end for
required[1] = (\alpha_{source})-(required[1]);
call the retrace function;
return required[1] and the L-T structure
end
```
#### **Algorithm 5** Retrace Algorithm

Inputs: boolean tLevel[k], k=1,2...n, for each k, if two-level is used int next[k], k=1,2,....n, the first sink that does not connected to root directly Output: the total number of buffer nBuffer, the parent node for each sink pSink[k], the parent node for each buffer pBuffer[i], i=1,2.....nBuffer begin int step  $= -1$ ; int  $i = 0$ ; **while**  $(i) < (n+1)$  **do if** tLevel[i]==true **then** run two-level algorithm to get nBuffer and the num for each sink **for** i=n to k+1 **do for** j=1 to nBuffer **do**  $pBuffer[step+1+j] = step;$ **end for**  $pSink[i] = step+1+num;$ **end for**  $nBuffer = nBuffer + step + 1;$ break; **else for**  $j=i$  to(next[i] - 1) **do** pSink[j]=step; pBuffer[step+1]=step; **end for end if** step++; i=next[i]; **end while** end

## **Chapter 4**

## **Experimental Results**

The whole algorithms are implemented in  $C_{++}$  and the platform used for this master thesis is Pentium 4 2.66 GHz, 1280MB dram. The parameter of the per-unit-resistance and the per-unitcapacitance are gotten from [10]. We will adopt interconnects per unit length for every connects between nodes.

There are three output files :

- 1. The number and the name of the buffer used.
- 2. The net information among these nodes:source, sink, buffer.
- 3. The runtime for each benchmark and relative information.

The information for each benchmark are shown in Table 4.1. In Table 4.2 to Table 4.4, the Minimum is the minimum required time at sinks, the Original stands for the required time at source without buffer insertion, the Ideal represents the potential best required time, the Result on behalf of the final result at source after buffer insertion, and the NBuffer is the usage of buffer number for every benchmark. The simulation results are shown in Table 4.2 to Table 4.4. While a great number of papers have been written on the fanout optimization, many of them entirely do not consider the interconnect delay issue.

The \* symbol in Table 4.2 to Table 4.4 is the whole algorithm running with consideration of the interconnect delay. Once the delay value in Table 4.2 to Table 4.4 has been changed, the number of the buffer is also different from that without interconnect delay. The result\*\* means that we check the timing for every sink to source and choose the smallest one.

Besides the field of Method, NBuffer and Runtime in Table 4.2 to Table 4.4, the unit of every field in the Table 4.2 to Table 4.4 is picosecond. For each benchmark, we first use the

	Bench1	Bench <sub>2</sub>	Bench <sub>3</sub>	Bench <sub>4</sub>	Bench <sub>5</sub>
$\alpha_{source}$				1	1
$\beta_{source}$	0.5	0.5	0.5	0.5	0.5
$\alpha_{buf}$	1			1	1
$\beta_{buf}$	0.5	0.5	0.5	0.5	0.5
$C_{buf}$					
<b>Total Sinks</b>	1000	2000	3000	4000	5000
	Bench <sub>6</sub>	Bench <sub>7</sub>	Bench <sub>8</sub>	Bench <sub>9</sub>	Bench <sub>10</sub>
$\alpha_{source}$					
$\beta_{source}$	0.5	0.5	0.5	0.5	0.5
$\alpha_{buf}$	1	1	1	1	
$\beta_{buf}$	0.5	0.5	0.5	0.5	0.5
$C_{buf}$				1	

Table 4.1: Benchmark Information

combinational merging algorithm, and if the obtained required time is within a small range of the ideal required time, computing stops here. Otherwise, the LT-Trees algorithm will be called for a better solution. Since combinational merging algorithm is efficient, its overhead on those using LT-Trees algorithm finally is acceptable. Adding the interconnect delay results in the usage of decreasing the number of buffer.

	Bench1	Bench <sub>2</sub>	Bench <sub>3</sub>	Bench <sub>4</sub>	Bench <sub>5</sub>
Minimum	70265	76067	70265	80005	80000
<b>Original</b>	68933	73404	66271	74071	72726
Ideal	70263	76063	70263	80002	79998
Result	70263	76056	70258	80002	79997
Result**	70262	75993	70139	80001	79995
Result*	70257	76036	70241	79997	79991
Delay	2.0221	10.9944	7.8357	2.0005	3
Delay*	8.0672	30.8928	24.0712	7.5015	8.5008
<b>NBuffer</b>	493	135	168	2497	3062
NBuffer*	476	136	168	1422	1488
Runtime	0.2810	0.5150	2.3590	8.3760	13.1720
Runtime*	0.2970	0.5160	2.4840	8.8280	15.2040
Method	<b>LT-TREES</b>	$\overline{C.M.}$	C.M.	<b>LT-TREES</b>	<b>LT-TREES</b>
	Bench <sub>6</sub>	Bench <sub>7</sub>	Bench <sup>89</sup>	Bench <sub>9</sub>	Bench10
Minimum	80000	76067	70265	80000	80000
Original	71285	66749	59617	67179	65651
Ideal	79998	76064	70263	79998	79998
Result	79997	76054	70259	79997	79996
Result**	79996	75893	70145	79996	79995
Result*	79990	76035	70241	79990	79989
Delay	2.1653	12.2716	6.4508	2.7819	3.0004
Delay*	9.0013	31.8043	24.4905	9.5019	10.5032
<b>NBuffer</b>	3363	267	288	3177	2598
NBuffer*	1415	267	288	1004	802
Runtime	20.3440	23.2660	28.2660	54.8600	71.7190
$\overline{R}$ untime*	23.7810	24.4060	29.6400	64.1880	84.0940

Table 4.2: Simulation Results of the LT-Trees and Combinational Merging

	Bench1	Bench <sub>2</sub>	Bench <sub>3</sub>	Bench <sub>4</sub>	Bench <sub>5</sub>
Minimum	70265	76067	70265	80005	80000
Original	68933	73404	66271	74071	72726
Ideal	70263	76063	70263	80002	79998
Result	70263	75994	70140	80002	79997
Result**	70262	75993	70139	80001	79996
Result*	70257	75970	70097	79997	79991
Delay	2.0221	72.7322	125.2144	2.0005	$\overline{3}$
Delay*	8.0672	96.1278	168.1960	7.5015	8.5008
<b>NBuffer</b>	493	980	671	2497	3062
NBuffer*	$\overline{476}$	868	622	1422	1488
Runtime	0.2660	$\overline{1.0780}$	2.3590	7.7970	13.3900
Runtime*	0.2970	1.2510	3.7650	8.7660	15.1570
Method	<b>LT-TREES</b>	<b>LT-TREES</b>	<b>LT-TREES</b>	<b>LT-TREES</b>	<b>LT-TREES</b>
	Bench <sub>6</sub>	Bench <sub>7</sub>	Bench <sub>8</sub>	Bench <sub>9</sub>	Bench10
Minimum	80000	76067	70265	80000	80000
Original	71285	66749	59617	67179	65651
Ideal	79998	76063	70263	79998	79998
Result	79997	75894	70146	79997	79996
Result**	79996	75893	70145	79996	79995
Result*	79990	75860	70097	79990	79989
Delay	2.1653	172.3098	119.2462	2.7819	3.0004
Delay*	9.0013	206.2102	167.9518	9.5019	10.5032
<b>NBuffer</b>	3363	1039	2872	3177	2598
NBuffer*	1415	979	1662	1004	802
Runtime	21	27.6410	28.2660	57.2660	74.7810
Runtime*	23.7030	31.3600	43.5790	64.5310	83.7650

Table 4.3: Simulation Results of the LT-Trees

	Bench1	Bench <sub>2</sub>	Bench <sub>3</sub>	Bench <sub>4</sub>	Bench <sub>5</sub>
Minimum	70265	76067	70265	80005	80000
Original	68933	73404	66271	74071	72726
Ideal	70263	76063	70263	80002	79998
Result	70263	76056	70258	80002	79995
Result**	70262	75993	70139	80001	79996
Result*	70251	76036	70241	79993	79985
Delay	2.0221	10.9944	7.0167	2.000500	4.5008
$Delay^*$	14.0221	30.8928	24.0712	11.0145	14.5000
NBuffer	100	135	168	215	237
NBuffer*	100	136	168	$\overline{2}15$ l III a	237
Runtime	0.2810	0.5160	2.438	8.3440	14.11
Runtime*	0.2800	0.5320	2.469	8.2810	14.4680
Method	C.M.	C.M.	C.M.	C.M.	$\overline{C.M.}$
	Bench <sub>6</sub>	Bench7	Bench <sub>8</sub>	<sup>3</sup> Bench9	Bench10
Minimum	80000	76067	70265	80000	80000
Original	71285	66749	59617	67179	65651
Ideal	79998	76064	70263	79998	79998
Result	79996	76054	70259	79995	79996
Result**	79996	75893	70145	79996	79995
Result*	79981	76035	70241	79982	79980
Delay	3.1653	12.2716	6.4508	4.0002	4.1379
Delay*	18.1657	31.8043	24.4905	17.5104	19.5010
<b>NBuffer</b>	260	267	288	317	337
NBuffer*	260	267	288	317	337
Runtime	22.1412	24.1876	29.1253	60.9537	80.7813
Runtime*	22.6720	24.4060	29.8280	61.7660	82.9230

Table 4.4: Simulation Results of Combinational Merging

## **Chapter 5**

## **Conclusion**

The fanout optimization is a NP-Complete problem if non-constant capacity values are allowed at sinks. There is always a trade-off between better solution and less time. Combinational Merging Algorithm is a heuristic algorithm with much less time consuming than LT-Trees Algorithm. In this thesis, the two algorithms are combined: We already know the minimum required time at sinks and we can get the ideal maximum required time by: Ideal required time:  $r_1 - \alpha_{source} - \beta_{source} * (C_{buffer} + C) - R * (C_{buffer} + C) - \beta_{buffer}C_1$ 

For each benchmark, we first use the combinational merging algorithm, if the obtained required time is within a small range of the ideal required time, computing stops here. Otherwise, LT-Trees algorithm will be called for a better solution. Since combinational merging is very fast, its overhead on those using LT-Trees finally is acceptable.

The interconnect delay could not be neglected in deep sub-micron IC design. In this thesis, the interconnect delay is elmore delay model. The future works will include the extension of gate sizing, one more size buffer library, multiple sink, more precise model of source gate model and interconnect delay. At last, the improvement of the benchmark will have the X-Y information for every node including buffer, source, sink that can estimate the length of interconnect more precisely .

## **Bibliography**

- [1] L. P. P. P. van Ginneken, " Buffer placement in distributed RC-tree networks for minimal Elmore delay," *in In Proc. Intl. Symposium on Circuits and Systems, pp. 865-868*,1990.
- [2] H. Bakoglu, " Circuits, Interconnections, and Packaging for VLSI," *Addison-Wesley Publishing Company*,1987.
- [3] J. Lillis, C. K. Cheng and T.-T. Y. Lin, " Optimal wire sizing and buffer insertion for low power and a generalized delay model," *in IEEE J. Solid-State Circuits, vol. 31(3), pp. 437-447*,1996.
- [4] Weiping Shi and Zhuo Li, " A Fast Algorithm for Optimal Buffer Insertion," *in IEEE Trans. Computer-Aidede Design, vol. 24, no. 6, pp. 879-891.*,June 2005.
- [5] Weiping Shi and Zhuo Li, " An O(nlogn) Time Algorithm for Optimal Buffer Insertion," *in 40th Design Automation Conference (DAC), pp. 580-585*, 2003.
- [6] Zhuo Li and Weiping Shi, " An O(bn2) Time Algorithm for Optimal Buffer Insertion with b Buffer Types," *in Conference on Design, Automation and Test in Europe (DATE), Munich, Germany, pp. 1324-1329*, March 2005.
- [7] Weiping Shi, Zhuo Li and Charles J. Alpert, " Complexity Analysis and Speedup Techniques for Optimal Buffer Insertion with Minimum Cost," *in 9th Asia and South Pacific Design Automation Conference (ASP-DAC), Yokohama, Japan, pp. 609-614*, Jan 2004.
- [8] Zhuo Li, C. N. Sze, Charles J. Alpert, Jiang Hu and Weiping Shi, " Making Fast Buffer Insertion even Faster via Approximation Techniques," *in 10th Asia and South Pacific Design Automation Conference (ASP-DAC), Shanghai, China, pp. 13-18*, Jan 2005.
- [9] Zhuo Li and Weiping Shi, " An O(mn) Time Algorithm for Optimal Buffer Insertion of Nets with m Sinks," *in 11st Asia and South Pacific Design Automation Conference (ASP-DAC), Yokohama, Japan, pp. 320-325.*, Jan 2006.
- [10] "Fast Buffer Insertion Source Code,"
- [11] Y. Peng and X. Liu, "Low-power repeater insertion with both delay and slew rate constraints ," *in DAC, pp. 303-307*, 2006.
- [12] " http://www.ece.umd.edu/class/enee644.S2004/project/project.htm,"
- [13] H. Touati, " Performance-oriented technology mapping ," *in Ph.D. dissertation, Univ. California, Berkeley, CA*, 1990.
- [14] D. Kung, " A Fast Fanout Optimization Algorithm for Near- Continuous Buffer Libraries ," *Proc. of 35th DAC, pp. 352-355* , June 1998.
- [15] P. Rezvani, A. Ajami, M. Pedram, H. Savoj, "Leopard: A Logical Effort-based fanout Optimization for Area and Delay ," *Proc. of ICCAD, pp. 516-519* , November 1999.
- [16] P. Rezvani and M. Pedram, " A fanout optimization algorithm based on the effort delay model," *IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 22, no. 12, pp. 1671-1678*, Dec. 2003.
- [17] D. Zhou and X. Liu," Minimization of chip size and power consumption of high-speed VLSI buffers," *in Proc. Int. Symp. Phys.pp. 186-191*, Dec.1997.
- [18] K. J. Singh and A. Sangiovanni-Vincentelli, "A heuristic algorithm for the fanout problem," *in Proc. Des. Autom. Conf.pp. 357-360*, 1990.
- [19] B. Amelifard, F. Fallah, and M. Pedram, " Low-power fanout optimization using multiple threshold voltage inverters," *in Proc. Int. Symp. Low Power Electron.pp. 95-98*, Dec. 2005.
- [20] C. L. Berman, J. L. Carter, and K. F. Day, "The fanout problem: From theory to practice," *iin Proc. Decennial Caltech Conf. Adv. Res. VLSI, pp. 69-99*, 1989.
- [21] K. Kodandapani, J. Grodstein, A. Domic, and H. Touati, A simple algorithm for fanout optimization using high-performance buffer libraries," *in Proc. Int. Conf. Comput.-Aided Des. pp. 466-471*, 1993.
- [22] B. Amelifard, F. Fallah, and M. Pedram,"Low-power fanout optimization using multi threshold voltages and multi channel lengths," *IEEE Trans. on Computer Aided Design,, Vol. 28, No. 4, pp.478-489*, Apr. 2009.
- [23] Nikolai Ryzhenko, Oleg Venger,"A Practical Repeater Insertion Flow," *GLSVLSI08 pp.261-266*, May 2008.
- [24] I-Min Liu, Adnan Aziz, " Delay Constrained Optimization by Simultaneous Fanout Tree Construction, Buffer InsertiodSizing and Gate Sizing ," *Proceedings of the 37th annual ACM/IEEE Design Automation Conference pp.209-214*, June 2000.
- [25] Jan M. Rabaey, Anantha Chandrakasan, and Borivoje Nikolic, " Digital Integrated Circuits (2nd Edition)," *pp. 25-26*,Jan 2003.
- [26] Wei Chen, Cheng-Ta Hsieh, Massoud Pedram, " Simultaneous Gate Sizing and Fanout Optimization," *Proceedings of the 2000 IEEE/ACM international conference on Computer aided design , pp. 374-378*, June 2000.