


REFERENCES

- [1] S.K. Reynolds, B.A. Floyd, T. Beukema, T. Zwick, U. Pfeiffer, H. Ainspan, "A direct-conversion receiver IC for WCDMA mobile systems," *IEEE J. of Solid-State Circuits*, Vol. 38, pp. 1555 – 1560, Sept. 2003.
- [2] S. Aggarwal, A. Daanen, M. Locher, A.L. Landesman, M. Judson, F. Garrigues, M. Bracey, H. Xu, O. Charlon, M. Gao, "A highly integrated dual-band triple-mode transmit IC for cellular CDMA2000 applications," *IEEE J. of Solid-State Circuits*, Vol. 38, pp. 1561 – 1569, Sept. 2003.
- [3] W. Khalil, T.Y. Chang, X. Jiang, S.R. Naqvi, B. Nikjou, J. Tseng, "A highly integrated analog front-end for 3G," *IEEE J. of Solid-State Circuits*, Vol. 38, pp. 774 – 781, May 2003.
- [4] J.L. Tham, M.A. Margarit, B. Pregardier, C.D. Hull, R. Magoon, F. Carr, "A 2.7-V 900-MHz/1.9-GHz dual-band transceiver IC for digital wireless communication," *IEEE J. of Solid-State Circuits*, Vol. 34, pp. 286 – 291, March 1999.
- [5] T. Yamawaki, M. Kokubo, K. Irie, H. Matsui, K. Hori, T. Endou, H. Hagisawa, T. Furuya, Y. Shimizu, M. Katagishi, J.R. Hildersley, "A 2.7-V GSM RF transceiver IC," *IEEE J. of Solid-State Circuits*, Vol. 32, pp. 2089 – 2096, Dec. 1997.
- [6] M.S.J. Steyaert, J. Janssens, B.D. Muer, M. Borremans, N. Itoh, "A 2-V CMOS cellular transceiver front-end," *IEEE J. of Solid-State Circuits*, Vol. 35, pp. 1895 – 1907, Dec. 2000.
- [7] IEEE Std 801.11a/D7.0-1999, "Part11: Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) Specifications: High Speed Physical Layer in the GHz Band."

- [8] ETSI, “Broadband Radio Access Networks (BRAN); HIPERLAN type 2 technical specification; Physical (PHY) layer,” Aug. 1999.
- [9] The National Technology Roadmap for Semiconductors, SIA, 1997.
- [10] B. Razavi, “RF IC design challenges,” in *Proc. Design Automation Conf.*, Jun. 1998, pp. 408-413.
- [11] Johan Janssens and Michel Steyaert, *CMOS Cellular Receiver Front-Ends: from Specification to Realization*, Kluwer Academic Publishers, 2002.
- [12] H.T. Friis, “Noise Figure of Radio Receivers,” in *Proc. IRE*, July 1944, pp. 419-422.
- [13] B. Razavi, *RF Microelectronics*, NJ: Prentice Hall, 1998.
- [14] J.C. Rudell, J.J. Ou, R.S. Narayanaswami, G. Chien, J.A. Weldon, L. Lin, K.C. Tsai, L. Tee, K. Khoo, D. Au, T. Robinson, D. Gerna, M. Otsuka, P.R. Gray, “Recent developments in high integration multi-standard CMOS transceivers for personal communication systems,” in *Proc. Low Power Electronics and Design*, Aug. 1998, pp. 149 – 154.
- 
- [15] C. Marshall, F. Behbahani, W. Birth, A. Fotowai, T. Fuchs, R. Gaethke, E. Heimeri, S. Lee, P. Moore, S. Navid, E. Saur, “A 2.7 V GSM transceiver ICs with on-chip filtering,” in *ISSCC Dig. Tech. Papers*, Feb. 1995, pp. 148 – 149.
- [16] J. Fenk, “RF Heterodyne Receiver Design Techniques,” MEAD Short Course on RF Integrated Circuit Design, April 1996.
- [17] B. Walker, “Ceramic filters serve microwave applications,” *Microwaves & RF*, pp. 109-114, Sept. 1991.
- [18] J. Jussila, J. Ryynanen, K. Kivekas, L. Sumanen, A. Parssinen, K.A.I. Halonen, “A 22-mA 3.0-dB NF direct conversion receiver for 3G WCDMA,” *IEEE J. of Solid-State Circuits*, Vol. 36, pp. 2025 - 2029, Dec. 2001.

- [19] C.D. Hull, J.L. Tham, R.R. Chu, “A direct-conversion receiver for 900 MHz (ISM band) spread-spectrum digital cordless telephone,” *IEEE J. of Solid-State Circuits*, Vol. 31, pp. 1955 – 1963, Dec. 1996.
- [20] R. Magoon, A. Molnar, J. Zachan, G. Hatcher, W. Rhee, “A single-chip quad-band (850/900/1800/1900 MHz) direct conversion GSM/GPRS RF transceiver with integrated VCOs and fractional-n synthesizer,” *IEEE J. of Solid-State Circuits*, Vol. 37, pp. 1710 - 1720, Dec. 2002.
- [21] B. Matinpour, S. Chakraborty, J. Laskar, “Novel DC-offset cancellation techniques for even-harmonic direct conversion receivers,” *IEEE Trans. Microwave Theory Tech.*, Vol. 48, pp. 2554 – 2559, Dec. 2000.
- [22] R. Gharpurey, N. Yanduru, F. Dantoni, P. Litmanen, G. Sirna, T. Mayhugh, C. Lin, I. Deng, P. Fontaine, F. Lin, “A direct-conversion receiver for the 3G WCDMA standard,” *IEEE J. of Solid-State Circuits*, Vol. 38, pp. 556 – 560, March 2003.
- [23] B. Razavi, “Design considerations for direct-conversion receivers” *IEEE Trans. Circuits Syst. II*, Vol. 44, pp. 428 – 435, June 1997.
- [24] J. Maligeorgos, J. Long, “A 2 V 5.1-5.8 GHz image-reject receiver with wide dynamic range,” in *ISSCC Dig. Tech. Papers*, Feb. 2000, pp. 322 – 323, 468.
- [25] L. Der, B. Razavi, “A 2-GHz CMOS image-reject receiver with LMS calibration,” *IEEE J. of Solid-State Circuits*, Vol. 38, pp. 167 – 175, Feb. 2003.
- [26] M.A.I. Elmala, S.H.K. Embabi, “A self-calibration technique for mismatches in image-reject receivers,” in *Proc. CICC*, May 2002, pp. 251 – 254.
- [27] M.D. McDonald, “A 2.5 GHz BiCMOS image-reject front-end,” in *ISSCC Dig. Tech. Papers*, Feb. 1993, pp. 144 - 145, 279.
- [28] J.W. Archer, J. Granlund, R.E. Mauzy, “A broad-band VHF mixer exhibiting high image rejection over a multidecade baseband frequency range,” *IEEE J. of*

- Solid-State Circuits*, Vol. 16, pp. 385 - 392, Aug. 1981.
- [29] R. Hartley, "Modulation System," *U.S. Patent 1,666,206*, April 1928.
- [30] D.K. Weaver, "A Third Method of Generation and Detection of Single-Sideband Signals," in *Proc. IRE*, Dec. 1956, pp. 1703-1705.
- [31] J.C. Rudell, J.J. Ou, T.B. Cho, G. Chien, F. Brianti, J.A. Weldon, P.R. Gray, "A 1.9-GHz wide-band IF double conversion CMOS receiver for cordless telephone applications," *IEEE J. of Solid-State Circuits*, Vol. 32, pp. 2071 - 2088, Dec. 1997.
- [32] J.C. Rudell, J.J. Ou, T.B. Cho, G. Chien, F. Brianti, J.A. Weldon, P.R. Gray, "A 1.9 GHz wide-band IF double conversion CMOS integrated receiver for cordless telephone applications," in *ISSCC Dig. Tech. Papers*, Feb. 1997, pp. 304-305, 476.
- [33] S. Tadjpour, E. Cijvat, E. Hegazi and A.A. Abidi, "A 900-MHz dual-conversion low-IF GSM receiver in 0.35- μ m CMOS," *IEEE J. of Solid-State Circuits*, pp. 1992-2002, Dec. 2001.
- 
- [34] Darabi, H. Khorram, "A 2.4-GHz CMOS transceiver for Bluetooth," *IEEE J. of Solid-State Circuits*, pp. 2016-2024, Dec. 2001.
- [35] F. Behbahani, J. Leete, Y. Kishigami, A. Roithmeier, K. Hoshino, and A.A. Abidi, "A 2.4-GHz Low-IF Receiver for Wideband WLAN in 0.6- μ m CMOS – Architecture and Front-End," *IEEE J. of Solid-State Circuits*, pp. 1908-1916, December. 2000.
- [36] Adiseno, M. Ismail, H. Olsson, "A wide-band RF front-end for multiband multistandard high-linearity low-IF wireless receivers," *IEEE J. of Solid-State Circuits*, Vol. 37, pp. 1162 – 1168, Sep 2002.
- [37] F. Behbahani, H. Firouzkouhi, R. Chokkalingam, S. Delshadpour, A. Kheirkhahi,

- M. Nariman, M. Conta, S. Bhatia, "A fully integrated low-IF CMOS GPS radio with on-chip analog image rejection," *IEEE J. of Solid-State Circuits*, Vol. 37, pp. 1721 - 1727, Dec. 2002.
- [38] J. Crols and M. Steyaert, " A Single-Chip 900 MHz CMOS Receiver Front-End with a High Performance Low-IF Topology," *IEEE J. of Solid-State Circuits*, pp. 1483-1492, December 1995.
- [39] C.Y. Wu, C.Y. Chou, "A 5-GHz CMOS Double-Quadrature Receiver Front-End with Single-Stage Quadrature Generator," *IEEE J. of Solid-State Circuits*, pp. 519-521, March 2004.
- [40] C.Y. Wu, C.Y. Chou, "A 5-GHz CMOS Double-Quadrature Receiver for IEEE 802.11a Applications," in *Symp. VLSI Circuits Dig. Tech. Papers*, 2003, pp. 149-152.
- [41] J.O. Voorman, "Asymmetric polyphase filter," *U.S. Patent 4,914,408*, 1990.
- [42] N. Boutin, "Complex Signals," *RF Design*, pp. 27-33, Dec. 1989.
- [43] F. Behbahani, Y. Kishigami, J. Leete, and A.A. Abidi, "CMOS Mixers and Polyphase Filters for Large Image Rejection," *IEEE J. of Solid-State Circuits*, pp.873-887, June. 2001.
- [44] S.H. Galal, H.F. Ragaie, M.S. Tawfik, "RC Sequence Asymmetric Polyphase Networks for RF Integrated Transceivers," *IEEE Trans. Circuits Syst. II*, vol. 47, pp.18–27, January 2000.
- [45] J. Crols and M. Steyaert, "An Analog Integrated Polyphase Filter for a High Performance Low-IF Receiver," in *Symp. VLSI Circuits Dig. Tech. Papers*, 1995, pp. 87-88.
- [46] P. Andreani, S. Mattisson, and B. Essink, "A CMOS g_m -C Polyphase Filter with High Image Band Rejection," in *Proc. 26th Eur. Solid-State Circuits Conf.*, Sept.

2000, pp. 244-247.

- [47] A.A. Emira, and E. Sanchez-Sinencio, "A Pseudo Differential Complex Filter for Bluetooth with Frequency Tuning," *IEEE Trans. Circuits Syst. II*, vol. 50, pp. 742–754, Oct. 2003.
- [48] R.C.V. Macario, and I.D. Mejallie, "The phasing method for sideband selection in broadcast receivers," *EBU Rev. (Technical Part)*, no. 181, pp. 119-125, 1980.
- [49] M.J. McNutt, S. LeMarquis, J.L. Dunkley, "Systematic capacitance matching errors and corrective layout procedures," *IEEE J. Solid-State Circuits*, vol. 29, pp. 611–616, May 1994.
- [50] J.M. Steininger, "Understanding Wide-Band MOS Transistors," *IEEE Circuits and Devices*, Vol. 6, No. 3, pp. 26-31, May 1990.
- [51] K. Kanazawa, M. Kazumura, S. Nambu, G. Kano, I. Teramoto, "A GaAs Double-Balanced Dual-Gate FET Mixer IC for UHF Receiver Front-End Applications," *IEEE Trans. Microwave Theory Tech.*, Vol. 33, pp. 1548–1554, Dec 1985.
- [52] M. Borremans, M. Steyaert, T. Yoshitomi, "A 1.5 V, wide band 3 GHz, CMOS quadrature direct up-converter for multi-mode wireless communications," in *Proc. CICC*, May 1998, pp. 79 – 82.
- [53] S.Y. Hsiao, C.Y. Wu "A parallel structure for CMOS four-quadrant analog multipliers and its application to a 2-GHz RF downconversion mixer," *IEEE J. of Solid-State Circuits*, Vol. 33, pp. 859 – 869, June 1998.
- [54] E.E. Bautista, B. Bastani, J. Heck, "A high IIP2 downconversion mixer using dynamic matching," *IEEE J. of Solid-State Circuits*, Vol. 35, pp. 1934–1941, Dec. 2000.
- [55] A.M. Pavio, R.H. Halladay, S.D. Bingham, C.A. Sapashe, "Double balanced

- mixers using active and passive techniques,” *IEEE Trans. Microwave Theory Tech.*, Vol. 36, pp. 1948 – 1957, Dec 1988.
- [56] Q. Huang, P. Orsatti, F. Piazza, “GSM transceiver front-end circuits in 0.25- μ m CMOS,” *IEEE J. of Solid-State Circuits*, Vol. 34, pp. 292 – 303, March 1999.
- [57] D.A. Johns and K. Martin, Analog Integrated Circuit Design, New York: John Wiley, 1997.
- [58] B. Razavi, “CMOS RF receiver design for wireless LAN applications,” in *Proc. RAWCON*, Aug. 1999, pp. 275 – 280.
- [59] F. Behbahani, J. Leete, W. Tan, Y. Kishigami, A. Karimi-Sanjaani, A. Roithmeier, K. Hoshino, A. Abidi, “An adaptive 2.4 GHz low-IF receiver in 0.6 μ m CMOS for wideband wireless LAN,” in *ISSCC Dig. Tech. Papers*, Feb. 2000, pp. 146 - 147, 452.
- [60] G. Chien, W. Feng, Y.A. Hsu, L. Tse, “A 2.4GHz CMOS transceiver and baseband processor chipset for 802.11b wireless LAN application,” in *ISSCC Dig. Tech. Papers*, 2003, pp. 358 – 499.
- [61] S. Mou, J. Ma, K.S. Yeo, M.A. Do, “An integrated dual-band low noise amplifier for GSM and wireless LAN applications,” in *Proc. SOC*, Sept. 2003, pp. 67 – 70.
- [62] T. Cho, D. Kang, S. Dow, C.H. Heng, B.S. Song, “A 2.4GHz dual-mode 0.18 um CMOS transceiver for Bluetooth and 802.11b,” in *ISSCC Dig. Tech. Papers*, 2003, pp. 88 – 480.
- [63] X. Li, J.R. Paviol, B.A. Myers, K.K. O, “A CMOS 802.11b wireless LAN transceiver,” in *Proc. RFIC*, June 2003, pp. 41 – 44.
- [64] K.K. O, X. Li, F.J. Huang, W. Foley, “CMOS components for 802.11b wireless LAN applications,” in *Proc. RFIC*, June 2002, pp. 103 – 106.
- [65] H.C. Lee, C.K. Tzou, C.K. Wang, V. Dan, “A fast-acquisition demodulation

- scheme for 2.4 GHz wireless DSSS transceiver VLSI,” in *Proc. VLSI Technology, Systems, and Applications*, June 1999, pp. 227 – 230.
- [66] B. Chi, B. Shi, “A 1.8V 2.4GHz CMOS on-chip impedance matching low noise amplifier for WLAN applications,” in *Proc. ISCAS*, May 2003, pp. 188 – 191.
- [67] F. Behbahani, J.C. Leete, Y. Kishigami, A. Roithmeier, K. Hoshino, A.A. Abidi, “A 2.4-GHz low-IF receiver for wideband WLAN in 6- μ m CMOS-architecture and front-end,” *IEEE J. of Solid-State Circuits*, Vol. 35, pp. 1908 – 1916, Dec. 2000.
- [68] T.H. Lee, H. Samavati, H.R. Rategh, “5-GHz CMOS Wireless LANs,” *IEEE Trans. Microwave Theory Tech.*, Vol. 50, pp. 268-280.
- [69] R. Ahola, A. Aktas, J. Wilson, K.R. Rao, F. Jonsson, I. Hyrylainen, A. Brolin, T. Hakala, A. Friman, T. Makiniemi, J. Hanze, M. Sanden, D. Wallner, G. Yuxin, T. Lagerstam, L. Noguer, T. Knuutila, P. Olofsson, M. Ismail, ” A single-chip CMOS transceiver for 802.11a/b/g wireless LANs,” *IEEE J. of Solid-State Circuits*, Vol. 39, pp. 2250 - 2258, Dec. 2004.
- [70] C.Y. Wu and H.S. Kao, “A 2-V low-power CMOS direct-conversion quadrature modulator with integrated quadrature voltage-controlled oscillator and RF amplifier for GHz RF transmitter applications,” *IEEE Trans. Circuits Syst. II*, Vol. 49, pp. 123-134, Feb. 2002.
- [71] J. Thomson, B. Baas, E.M. Cooper, J.M. Gilbert, G. Hsieh, P. Husted, A. Lokanathan, J.S. Kuskin, D. McCracken, B. McFarland, T.H. Meng, D. Nakahira, S. Ng, M. Rattehalli, J.L. Smith, R. Subramanian, L. Thon, Y.H. Wang, R. Yu, X. Zhang, “An integrated 802.11a baseband and MAC processor,” in *ISSCC Dig. Tech. Papers*, 2002, pp. 126 – 127.
- [72] R.P. Jindal, “Hot-electron effects on channel thermal noise in fine line NMOS

- field-effect transistors," *IEEE Trans. Electron Devices*, vol. ED-33, pp. 1395–1397, Sept. 1986.
- [73] S. Tedja, J.V.D Spiegel, and H.H. Williams, "Analytical and experimental studies of thermal noise in MOSFET's," *IEEE Trans. Electron Devices*, vol. 41, pp. 2069–2075, Nov. 1994.
- [74] B. Wang, J.R. Hellums, and C.G. Sodini, "MOSFET thermal noise modeling for analog integrated circuits," *IEEE J. Solid-State Circuits*, vol. 29, pp. 833–835, July 1994.
- [75] D.K. Shaeffer, T.H. Lee, "A 1.5-V, 1.5-GHz CMOS low noise amplifier," *IEEE J. of Solid-State Circuits*, Vol. 32, pp. 745 - 759, May 1997.
- [76] C.G. Sodini, P.K. Ko, and J.L. Moll, "The Effect of High Fields on MOS Device and Circuit Performance," *IEEE Trans. Electron Devices*, Vol. 31, pp. 1386-1393, Oct. 1984.
- [77] A.H. Mostafa, M.N. El-Gamal, R.A. Rafla, "A Sub-1-V 4-GHz CMOS VCO and a 12.5-GHz oscillator for low-voltage and high-frequency applications," *IEEE Trans. Circuits Syst. II*, Vol. 48, pp. 919 – 926, Oct. 2001.
- [78] N.H.W. Fong, J.O. Plouchart, N. Zamdmer, D. Liu, L.F. Wagner, C. Plett, N.G. Tarr, "A 1-V 3.8 - 5.7-GHz wide-band VCO with differentially tuned accumulation MOS varactors for common-mode noise rejection in CMOS SOI technology," *IEEE Trans. Microwave Theory Tech.*, Vol. 51, pp. 1952 - 1959.
- [79] D.J. Cassan, J.R. Long, "A 1-V transformer-feedback low-noise amplifier for 5-GHz wireless LAN in 0.18-um CMOS," *IEEE J. of Solid-State Circuits*, pp. 427 - 435, March 2003.

簡歷

姓名：周忠昀

性別：男

出生日期：民國59年3月8日

出生地：苗栗市

住址：台中縣大里市立德里立仁路240巷36號

學歷：

國立中央大學電機工程學系畢業 (83年9月-87年6月)

國立交通大學電子研究所碩士班 (87年9月-88年6月)

國立交通大學電子研究所博士班 (88年9月入學)



經歷：

加拿大 Carleton 大學短期研究 (91 年 8 月- 91 年 11 月)

論文名稱：應用於無線通訊系統之互補式金氧半雙正交接
收機前置電路設計與分析

**The Design and Analysis of CMOS Double-
Quadrature Receiver Front-Ends for Wireless
Communication Systems**

著作：(見附件)

PUBLICATION LIST

(A) JOURNAL PAPERS

- [1] **Chung-Yun Chou**, and Chung-Yu Wu, “The Design of Wideband and Low-Power CMOS Active Polyphase Filter and Its Application in RF Double-Quadrature Receivers,” accepted by *IEEE Transactions on Circuits and Systems I*.
- [2] Chung-Yu Wu, and **Chung-Yun Chou**, “A 5-GHz CMOS Double-Quadrature Receiver Front-End with Single-Stage Quadrature Generator,” *IEEE Journal of Solid-State Circuits*, Vol. 39, pp. 519-521, May 2004.
- [3] Bo-Shih Huang, **Chung-Yun Chou**, and Chung-Yu Wu, “The Design of 1-V 2.4-GHz CMOS Double-Quadrature Receiver for Low-Power RF VLSI Applications,” submitted to *IEEE Transactions on Circuits and Systems I*.

(B) CONFERENCE PAPERS



- [1] Chung-Yu Wu, and **Chung-Yun Chou**, “A 5-GHz CMOS Double-Quadrature Receiver for IEEE 802.11a Applications,” in *Proc. Symposium on VLSI Circuits*, 2003, pp. 149 – 152.
- [2] **Chung-Yun Chou**, and Chung-Yu Wu, “The Design of a New Wideband and Low-power CMOS Active Polyphase Filter for Low-IF Receiver Applications,” in *Proc. Asia-Pacific Conference on Circuits and Systems*, 2002, pp. 241-244.
- [3] **Chung-Yun Chou**, and Chung-Yu Wu, “The Design of a CMOS IF Bandpass Amplifier with Low Sensitivity to Process and Temperature Variations,” in *Proc. IEEE International Symposium on Circuits and Systems*, 2001, pp. 121~124.
- [4] Chung-Yu Wu, and **Zhong-Yun Zhou**, “The Design of 2-V 2.4-GHz CMOS Low-Noise Low-Power Bandpass Amplifier with Parallel Spiral Inductors,” in *Proc. IEEE International Conference on Electronics, Circuits and Systems*, 1999, pp. 769~772.