使用金氧半導體基板正偏壓設計的

射頻高輸出功率放大器

研究生: 張秦豪 指導教授: 吳重雨 教授

國立交通大學

電子工程學系 電子研究所碩士班

摘要

本篇論文主旨在設計一個可供長距離傳輸的高輸出功率的射頻放大器,其規格 設定在 FCC 15.247. 此設計是強調用基板正偏壓來減少所須金氣半導體的 size, 使 output stage 的輸入端的閘極的寄生電容下降,進而使 driving stage 能傳遞 更大的輸出信號進入 output stage. 另外為了兼顧線性度與效率,此電路設計第一 級操作在 class-A,第二級操作在 class-AB. 而加上 differential+cascode 架構來 增加輸出功率及避免閘極-汲極 breakdown 問題,另外以穩定加強電路來加強高低頻 的穩定,使電路能達到操作時無條件穩定。

此設計的晶片是使用標準點 25 微米 1P5M 互補式金氧半導體製程。此晶片在量 測過程中完全沒有振盪現象發生。實際量測此晶片在操作溫度 26.2°C、1.9GHz 的頻 率時,輸入信號功率為 0dBm 情況下,能提供 25.3 dBm 的輸出功率,同時有 17.51% 的效率,而 1dB compression gain (P1dB)是-9dBm, Adjacent channel power ratio(ACPR)在 GSM(1.8GHz) 標準信號輸入下,在 400kHz 的頻寬下的 ACPR 是 -43.07dBc。

THE DESIGN OF HIGH-OUTPUT-POWER RF POWER AMPLIFIER USING MOS DEVICES WITH POSITIVE SUBSTRATE BIAS

Student: Chin-Hao Chang Advisor: Prof. Chung-Yu Wu

Degree Program of Electrical Engineering Computer Science National Chiao Tung University ABSTRACT

This thesis is proposed for designing a high-output-power RF CMOS power amplifier using MOS devices with positive substrate bias. This design is targeted on the standard of FCC 15.247. The MOS devise with positive substrate bias was used to reduce the devices size and relative parasitic capacitance. Furthermore, it's helped that the driver stage can deliver large enough signal to output stage and improve the efficiency. To consider the linearity and efficiency, the input stage operates in class-A and output stage operates in class-AB. The differential with cascade topology is used to alleviate the gate-drain breakdown phenomenon. Besides, stability enhanced circuits are used to ensure that the design can operate in unconditional stable.

This chip is fabricated in a standard 0.25µm single-poly-five-metal CMOS process. There are no oscillated phenomenon during experiment. Experimental results showed this chip can provide 25.3 dBm output power with 17.51% PAE at input power equal 0dBm at 26.2°C. The 1dB compression gain is -9 dBm and the ACPR is -43.07dBc at 400kHz frequency when used GSM(1.8GHz) modulated signal as input.

誌謝

首先感謝我的指導教授吳重雨院長,教授有崇高的專業素養、卻也有謙和態度, 教授曾說"人要以從 A 到 A-Plus 為目標"讓我受益良多。感謝教授在碩士論文研究 兩年裏給我的指導,讓我的專業知識更進步、研究態度更積極。

在研究設計 PA 期間,實驗室的博士班學長周忠昀、王文傑、虞繼堯、碩士班 劉沂娟很熱心幫助我,讓我能順利找出問題及解決方法,進而完成設計,在此對他 們表達最大感謝,也感謝實驗室的同學丁彥、謝致遠、陳旻珓、蘇烜毅、陳煒明、 李宗霖、鄭建祥、吳瑞仁、蘇芳德、莊凱嵐、陳正瑞...等,在論文研究期間,大家 相互勉勵,讓研究生活多了些甜密的回憶。

很感謝我的女友郁君,相隔兩地,做研究這幾年少有時間陪她,她不但沒怨言, 且不斷為我加油打氣,她的鼓勵讓我更有動力往前走。

200000

感謝我最愛的家人,父母親如往常般給我百分百支持,他們愛的關懷、支持是 我最大的精神支柱。我認為我能作的是多努力來報答他們;在遇到困難時不輕易放 棄。在我順利完成學業之時,我要把這份成果獻給父母。

謝謝所有關心我的人!

中華民國九十三年六月

國立交通大學

CONTENTS

Abstr	act (Chinese) I
Abstr	act (English) II
Ackno	owledgements III
Figur	e Captions VII
Table	Captions XI
CHAI	PTER 1 INTRODUCTION
1.1	BACKGROUND
1.2	Review of Class-AB High-Output-Power CMOS Power Amplifier 4
1.3	MOTIVATION
1.4	MAIN RESULTS
1.5	THESIS ORGANIZATION9

CHAPTER 2 RF POWER AMPLIFIER REVIEW......10

2.1 RF Power A	Amplifier Classes
2.1.1 Class	A, AB, B, and C Power Amplifier10
2.1.1.1	Class-A Amplifier 11
2.1.1.2	Class-B Amplifier 11
2.1.1.3	Class AB Amplifier 12

2.1.1.4	Class C Amplifier 12
2.1.2 Class	D, E, and F Power Amplifier14
2.1.2.1	Class D Amplifier14
2.1.2.2	Class E Amplifier 15
2.1.2.3	Class F Amplifier 16
2.2 Conjugat	E MATCH AND LOAD-LINE MATCH17
2.3 STABILITY	Factor μ 20
CHAPTER 3	CIRCUIT STRUCTURE AND
	POST-SIMULATION RESULTS23
3.1 Design Co	INSIDERATION
3.2 CIRCUIT D	ESIGN
3.2.1 Outp	ut Stage
3.2.2 Drivi	ng Stage 32
3.2.3 Stabil	lity Enhanced Circuits and Grounded Substrate
3.2.4 Curre	ent Capability Calculation and Layout Design
3.3 Post-Simu	LATION RESULTS
CHAPTER 4	EXPERIMENTAL RESULTS 50
4.1 Experimen	TAL EQUIPMENTS SETUP
4.2 TESTING F	IXTURE FOR THE DESIGNED POWER AMPLIFIER
4.3 Measurem	1ENT

4.3.1	Input and Output Matching 52
4.3.2	Output Power Measurement 53
4.3.3	Parameters and Chip's Temperature Measurement55
4.3.4	Cooling Down the Chip
4.3.5	Summary of Measured Results
4.4 Disc	CUSSIONS
4.4.1	Frequency Shift
4.4.2	Temperature Effect on Output Power
4.4.3	Output Power versus Substrate Bias
4.4.4	Output-Power degradation 68
4.4.5	Comparisons of the Post-Simulation, Measurement and Spec 69
CHAPTER 5 CONCLUSIONS AND FUTURE WORKS70	

5.1	CONCLUSIONS	70

5.2 FUTURE WORKS	72	2
------------------	----	---

REFERENCES		73
------------	--	----

FIGURE CAPTIONS

Fig. 1-1	Simplified schematic of [9]5
Fig. 1-2	Simplified schematic of [10], [11]6
Fig. 2-1	RF power amplifier general model9
Fig. 2-2	Drain voltage and current for ideal class-A 10
Fig. 2-3	Drain voltage and current for the ideal Class-B amplifier 11
Fig. 2-4	Drain voltage and current for classical Class-C amplifier12
Fig. 2-5	Class A, AB, B, C I-V curve and conduction angle13
Fig. 2-6	The transformer-coupled class-D amplifier configuration14
Fig. 2-7	The M1 drain voltage and current for ideal class D amplifier14
Fig. 2-8	Single-ended class-E amplifier
Fig. 2-9	Voltage and current waveforms for class-E amplifier
Fig. 2-10	A Class-F amplifier with a resonant network
Fig. 2-11	Conjugate match and load-line match17
Fig. 2-12	Compression characteristics for conjugate match and load-line match
Fig. 2-13	SC and USC in Γ_L plane when $ \nu > \mu > 1$
Fig. 2-14	SC and USC in Γ_L plane when $ \nu > 1 > \mu $
Fig. 2-15	SC and USC in Γ_L plane when $1 > v > \mu $
Fig. 3-1	The optimum output matching impedance on smith chart
Fig. 3-2	The I-V curve of conventional NMOS device
Fig. 3-3	Substrate of MOS short to ground modify to with substrate bias topology

•••••	
Fig. 3-4	The I-V curve of NMOS device with substrate bias
Fig. 3-5	Output matching network topology 25
Fig. 3-6	Basic I-V curve for NMOS 26
Fig. 3-7	Single transistor modify to cascade topology
Fig. 3-8	Fully differential and cascade of output stage using MOS devices with
	positive substrate bias 30
Fig. 3-9	Basic Pre-Amplifier stage (driver stage)
Fig. 3-10	(a) Pre-amplifier stage (b) Derivate RL of Pre-amplifier 32
Fig. 3-11	Grounded substrate of cascade MOS devices
Fig. 3-12	Stability enhanced circuit
Fig. 3-13	μ in the PA without stability enhanced circuits
Fig. 3-14	μ in the PA without grounded substrate
Fig. 3-15	μ in the PA without stability enhanced circuit and grounded substrate
	37
•••••	
Fig. 3-16	μ in the PA with stability enhanced circuit and grounded substrate 38
Fig. 3-17	Layout design for large current capability
Fig. 3-18	On chip bias circuits of the designed powerplifier
Fig. 3-19	The high power RF power amplifier using MOS devices with positive
	substrate bias
Fig. 3-20	Input matching impedance of simulation results
Fig. 3-21	Output matching impedance of simulation results
Fig. 3-22	Stability factor µ for input (Mu_Prime) and output (Mu_load)

Fig. 3-23	Voltage swing of M5/M6 device's substrate and source
Fig. 3-24	Simulated output power vs. Input power
Fig. 3-25	Simulated power added efficiency (PAE) vs. Input power
Fig. 3-26	Simulated power gain vs. input power 47
Fig. 3-27	The power amplifier die photograph 48
Fig. 3-28	Four corners of designed power amplifier49
Fig. 4-1	Experimental equipments setup 50
Fig. 4-2	The photo of the measurement environment
Fig. 4-3	Layout and bonding pads description of the PA51
Fig. 4-4	(a) Testing fixture (b) Signal board 51
Fig. 4-5	(a) Input matching network (b) Matching Rin on smith chart 52
Fig. 4-6	(a) Matching Rout on smith chart (b) Output matching network 52
Fig. 4-7	Output power vs. Frequency
Fig. 4-8	Output power spectrum at 1.9GHz 54
Fig. 4-9	The LASER diode detected thermometer55
Fig. 4-10	Chip's temperature when power off56
Fig. 4-11	Chip's temperature when power on with fan56
Fig. 4-12	Chip's temperature when power on without fan
Fig. 4-13	Measured P-1dB at 42.8 °C 57
Fig. 4-14	Measured drain efficiency versus input power at 42.8°C 57
Fig. 4-15	Measured PAE versus input power at 42.8°C 58

Fig. 4-16	Measured power gain versus input power at 42.8°C 58
Fig. 4-17	Measured ACPR of PA at (a) 400 kHz (b) 600 kHz of PA when used
	GSM standard modulation as input59
Fig. 4-18	Testing fixture and cooling tools
Fig. 4-19	Standby before cooling down the chip60
Fig. 4-20	Cooling down the chip 61
Fig. 4-21	Measured chip's temperature after cooling down the chip 5 seconds
•••••	
Fig. 4-22	Measured output power versus input power at different temperature
•••••	
Fig. 4-23	Original circuit design of the driver stage (a) A brief schematic (b)
Fig. 4-24	Frequency response for four comers of the original designed circuit 63
Fig. 4-25	The taping out chip (a) layout (b) equivalent circuit
Fig. 4-26	Frequency response for four comers of the taping out chip
Fig. 4-27	The output waveform at different temperature
Fig. 4-28	1dB compression gain at 26.2°C and 42.8°C65
Fig. 4-29	Output power versus substrate bias67
Fig. 4-30	Simplified driving-stage with interconnection resistance
Fig. 4-31	Voltage gain of designed power amplifier

TABLE CAPTIONS

Table I	The publications of high power CMOS power amplifier which bias at
	class-AB7
Table II	Summary of Class A, AB, B, C power amplifier13
Table III	Vias and metals current capability of 0.25µm CMOS process
Table IV	The bonding wire spec 39
Table V.	Current capability design of MOS devices
Table VI	Component values and device dimensions of the designed PA
Table VII	Bond wires expect inductance and resistance
Table VII	Compared the parameters of class-A and class-AB of driving stage48
Table IX	Summary of post-simulated results
Table X	Resign of external components values of matching circuits
Table XI	The losses of measurement
Table XII	Measurement summary
Table XII	I Summary of the post-simulated and measured results at 26.2°C
	and 42.8°C
Table XIV	Simulated parameters of MOS devices with substrate bias
Table XV	Comparison of post-simulation, measurement and spec