# 國立交通大學

# 電子物理學系電子物理研究所



A Study of Novel Stress Memorization Technique on nMOSFETs by Multiple Strain-Gate

Engineering

研究生:呂宗宜

指導教授: 趙天生 博士

中華民國一百零一年九月

在本研究中,我們利用多重應力閘極之新穎應力記憶技術製作在 n 型金氧半場效電晶體來改善其電子遷移率及驅動電流,這項技術能有 效克服在高密度元件電路上利用應力技術所面臨之製程整合問題,搭 配上堆疊的閘極結構及預置的閘極離子佈植技術,分別達成改善n型 金氧半場效電晶體之電子遷移率達 22%及 31%。

在第二個階段,我們進一步對這項技術做最佳化的實驗,並試著改 善由於應力所造成之元件可靠度的退化,我們實驗了不同劑量的離子 佈植來增強電子通道的應力以進一步改善電子遷移率,我們發現開極 氧化層可靠度退化的程度正比於開極離子佈植的劑量。另外,我們也 實驗不同的熱退火技術應用在應力記憶技術中,我們利用提高熱退火 的溫度來達到額外改善電子遷移率達 6%,再者,我們應用雙重退火 技術,更進一步的將電子遷移率增強 12%,此外,應用高溫熱退火技 術能有效改善開極氧化層的可靠度,而且這兩種熱退火技術也都能改 善元件熱載子效應之可靠度。我們更進一步的探討當這項技術運用在 動態臨限電壓場效電晶體(DTMOS)時元件的特性,當同時運用這項應 力技術與動態臨限電壓場效電晶體結構,我們可以更進一步的改善元

在第三個階段我們針對此應力技術對於溫度變化的效應做一系列 的檢測與分析,我們從低溫-40 度到高溫 120 度的溫度區間分析元件 的特性及可靠度,我們發現利用這個新穎的應力技術及多重應力閘極 結構來改善電子遷移率在高溫的環境下,電子遷移率改善的幅度會縮 小,縮小的幅度會隨著溫度愈高而愈顯著,而且在室溫時應力效果愈 大的實驗條件,在高溫時縮小的幅度也愈大,這個現象並不是來自於 臨限電壓在高溫時的改變所造成,我們認為是應力在高溫的環境中減 弱所導致,而我們從低溫到高溫的分析結果也驗證了這個推論。最後 我們針對零溫度係數對於此應力技術的影響來作分析與討論,零溫度 係數的閘極電壓 Vg(ZTC)會因為較強的應力而降低,這個原因是來自 於較強的應力元件改善其電子遷移率的同時,應力會造成矽能階隙(Si energy band gap)縮小而降低了元件的臨限電壓,使得零溫度係數的閘 極電壓也隨之下降,這是對於元件與電路設計有利的結果,從以上的 分析結果我們發現利用這個新穎的應力技術搭配多重應力閘極結構 對於溫度的敏感度會比沒有施加應力的元件來的高,且應力愈大,敏 感度也愈高,這個結果有助於了解在探討利用應力改善載子遷移率 時,溫度效應的變化對於元件特性的影響。

#### A Study of Novel Stress Memorization Technique on nMOSFETs by

#### Multiple Strain-Gate Engineering

Student: Tsung-Yi Lu

Advisors: Dr. Tien-Sheng Chao

Department of Electrophysics & Institute of Electrophysics

National Chaio Tung University

## Abstract

To extend carrier mobility improvement by strain engineering in high density and small gate space CMOS circuits, we have proposed a new stress memorization technique (SMT) that uses strain proximity free technique (SPFT) to demonstrate mobility improvement through multiple strain-gate engineering. The electron mobility of nMOSFETs with SPFT exhibits a 15% increase over counterpart techniques. Compared with conventional SMT, SPFT avoids the limitation of stressor volume for performance improvement in high density CMOS circuits. We found that optimization of stacked gate structure in combination with SPFT can improve mobility further to 22% more than a single-poly-Si gate structure without SPFT. We also found that the pre-amorphous layer (PAL) gate structure in combination with SPFT can improve mobility further, to 31% greater than standard devices. Moreover, an additional 30% mobility enhancement can be achieved by using dynamic threshold voltage MOS (DTMOS) and combining PAL gate structure with SPFT, respectively. Gate dielectric and channel-hot-carrier reliability are also analyzed. Our results show mobility improvement by SPFT, a slightly increased gate leakage current, and degraded channel-hot-carrier reliability. Gate leakage and gate dielectric interface states can be effectively improved by optimizing thermal annealing process in SPFT. Furthermore, we found that the gain in electron mobility in the SPFT in combination with PAL gate structure decreases at high temperatures. Gate dielectric interface states and ionized gate impurities inducing carrier scattering will play important roles when operating devices under high temperature conditions. Zero temperature coefficient (ZTC) is also discussed for designing CMOS circuit work over an operated temperature. It is found that the Vg(ZTC) is decreased when using SPFT and in combination with PAL gate structure. Strong correlation between Vg(ZTC) and device threshold voltage (Vth) is appears to explain this phenomenon. Moreover, insignificant Vth deviation is found in SPFT and in combination with PAL gate structure at various temperatures. Gate dielectric interface traps and channel strain degradation may be the root causes of decreasing gain in electron mobility for SPFT with PAL gate structure under high temperature conditions.

#### 誌謝

僅以此論文獻給我的父母及家人,感謝他們在我求學的路途上一路扶持我, 支持與鼓勵我順利完成學業。

我要感謝我的指導教授 趙天生博士對我的指導與教誨,受教於趙教授這六年 期間,讓我在獨立思考及專業知識上都有所成長,其創新與嚴謹的研究精神更是 令人敬佩,謝謝他對我的細心指導與鼓勵,在此致上我最高的敬意。

感謝國家奈米元件實驗室 李耀仁博士在實驗及專業知識上給予我的協助與指 導,並感謝國家奈米元件實驗室在製程技術上給予我的協助與支援,讓我能順利 完成實驗工作,在此表達我的感激。

感謝我的工作單位台灣積體電路製造股份有限公司提供我在職進修的機會,謝 謝我的部門主管 吳顯揚博士及 江木吉先生,感謝他們對我的鼓勵及協助,我銘 感五內。

感謝與我一起走過這段日子的研究夥伴,王智盟、張添舜、吳偉成、羅文政及 實驗室的學弟妹們,感謝他們這段時間的陪伴與鼓勵,我會永遠銘記在心。

最後,我要感謝我的太太 林珀延小姐在這些年來對我的關懷與扶持,對家庭 及小孩的照顧無微不至,讓我無後顧之憂,謝謝她一路陪我走過漫長的求學生涯 並陪我渡過重重難關,願將這份榮耀獻給她及我最親愛的家人。

Im

呂 宗 宜 誌于 風城交大 2012

IIII

## Contents

Chapter 1. Introduction
1.1 Background and Motivation1
1.2 Organization of the thesis4
Chapter 2. Strain Proximity Free Technique (SPFT)
2.1 Introduction7
2.2 Experiments8
2.3 Results and Discussion10
2.4 Summary13
Chapter 3. SPFT with Stacked Gate Structure
3.1 Introduction26
3.2 Experiments27
3.3 Results and Discussion
3.4 Summary
Chapter 4. SPFT with Pre-Amorphous Layer (PAL) Gate Structure
4.1 Introduction41
4.2 Experiments
4.3 Results and Discussion44
4.4 Summary52
Chapter 5. Temperature Sensitivity for SPFT and SPFT with PAL Gate
Structure
5.1 Introduction76
5.2 Experiments
5.3 Results and Discussion78
5.4 Summary84
Chapter 6. Conclusion and Future Work102
References105
Publication List113

# Figure caption

Chapter 1
Fig. 1-1 High density CMOS circuit
Fig. 1-2 Process integration issues by stressor remain in high density circuits
Chapter 2
Fig. 2-1 Process flow of SPFT9
Fig. 2-2 C-V characteristics for SPFT and SPFT+PAI14
Fig. 2-3 Electron mobility and Ion@Isof=20pA/um for standard device and SPFT15
Fig. 2-4 Electron mobility improvement percentages of SPFT and SPFT+PAI16
Fig. 2-5 Id-Vd charateristics for SPFT and SPFT+PAI17
Fig. 2-6 AFM images for standard device and SPFT. Poly mean grain size of standard
device is 94 nm and 72 nm for SPFT
Fig. 2-7 SEM images for standard device and SPFT. The poly grain size for standard
device is 77 nm to 106 nm and for SPFT is 64 nm to 79 nm
Fig. 2-8 Drain current Id boost percentage of SPFT and SPFT+PAI20
Fig. 2-9 Threshold voltage Vt_lin for SPFT and SPFT+PAI21
Fig. 2-10 Threshold voltage Vt_sat for SPFT and SPFT+PAI22
Fig. 2-11 Sub-threshold swing and DIBL for SPFT and SPFT+PAI23
Fig. 2-12 Channel hot carrier reliability (Delta Vth) for SPFT and SPFT+PAI24

Fig. 2-13 Channel hot carrier reliability (Delta Gm) for SPFT and SPFT+PAI......25

### Chapter 3

Fig. 3-1 Process flow for SPFT with stacked gate structure
Fig. 3-2 Mobility and drain current for stacked poly-Si gate+SPFT33
Fig. 3-3 Threshold voltage Vt_lin for stacked poly-Si gate+SPFT
Fig. 3-4 Gm improvement of stacked poly-Si gate+SPFT35
Fig. 3-5 Drain current Id improvement for stacked poly-Si gate+SPFT
Fig. 3-6 Substrate current Isub for stacked poly-Si gate+SPFT37
Fig. 3-7 Before and after hot carrier stress 5000 sec for the three splits at Vds=3.5v &
Vg=Isub_max .(a) Substrate current Isub (b) Standard device (c) SPFT (d) stacked
poly-Si gate+SPFT
Fig. 3-8 Delta Vth after hot carrier stress for stacked poly-Si gate+SPFT on
W/L=10/0.4um NMOS devices
Fig. 3-9 Delta Gm after hot carrier stress for stacked poly-Si gate+SPFT on
W/L=10/0.4um NMOS devices

## Chapter 4

Fig. 4-1High density CMOS circuit structure, process flow for the Strain ProximityFree Technique (SPFT).53Fig. 4-2 nMOSFET electron mobility for SPFT and combing SPFT with PAL gate

structure on channel width/length = $10 \text{ um}/0.35 \text{ um}54$
Fig. 4-3 The corresponding Id-Vd characteristic of nMOSFET for SPFT and
combing SPFT with PAL gate structure on channel width / length = $10 \text{ um}/0.35 \text{ um}55$
Fig. 4-4 The corresponding Ion-Ioff characteristic of nMOSFET for SPFT and
combing SPFT with PAL gate structure
Fig. 4-5 SEM pictures with mean grain size of poly-Si for SPFT
Fig. 4-6 Gate length dependence of mobility improvement in SPFT combines PAL
gate structure and two-step RTA
Fig. 4-7 Gate length dependence of Source/Drain resistance Rtotal for SPFT with PAL
gate structure and two-step RTA
Fig. 4-8 Threshold voltage (Vth) for SPFT with PAL gate structure and two-step
RTA
Fig. 4-9 Gate leakage current of nMOSFET for SPFT and combing SPFT with PAL
gate structure on channel width/length = 10 um/0.35 um61
Fig. 4-10 Threshold voltage Vt_sat for SPFT and DTMOS SPFT62
Fig. 4-11 nMOSFET electron mobility for DTMOS SPFT and combining SPFT with
PAL gate structure on channel width/length = 10 um/0.35 um63
Fig. 4-12 Gate length dependence of mobility improvement in DTMOS SPFT with
PAL gate structure and two-step RTA

Fig. 4-13 The corresponding Id-Vg characteristic of DTMOS SPFT and combining PAL gate structure with DTMOS SPFT on channel width / length = 10 um/0.35 um. The drain current at Ion, (Vg=0.7V, Vd=0.1V), Ioff, (Vg=0V, Vd=0.1V) state and Fig. 4-15 Threshold voltage shift ( $\triangle$ Vth) for SPFT under hot carrier stressing at VDS = 3.5V, Vg = Vg, (maximum substrate current). In the inset, the mobility degradation Fig. 4-16 Threshold voltage shift ( $\triangle$ Vth) for SPFT combing with PAL gate structure under hot carrier stressing at VDS = 3.5V, Vg = Vg, (maximum substrate current). In Fig. 4-17 Gate oxide interface state density shift ( $\triangle$ Nit) under hot carrier Fig. 4-18 nMOSFET electron mobility for SPFT with PAL2+RTA 1100°C and two-step RTA process on channel width/length = 10 um/0.35 um......70 Fig. 4-19 Corresponding Ion-Ioff characteristics of SPFT with PAL2+ RTA 1100°C Fig. 4-20 Gate leakage current of SPFT with PAL2+ RTA 1100°C and two-step RTA 

Fig. 4-21 Gate oxide interface state density of SPFT with PAL2 + RTA 1100°C and two-step RTA process......73 Fig. 4-22 Threshold voltage shift ( $\triangle$ Vth) under hot carrier stressing at VDS = 4V, Vg = Vg, (maximum substrate current). Channel width/length = 10 um/0.4 um.....74 Fig. 4-23 Transconductance shift ( $\triangle$ Gm) under hot carrier stressing at VDS = 4V, Vg = Vg, (maximum substrate current). Channel width/length = 10 um/0.4 um......75 Chapter 5 Fig. 5-2 Measured mobility for SPFT and SPFT with PAL gate structures at various temperatures..... Fig. 5-3 Measured drain current for SPFT and SPFT with PAL gate structures at various temperatures..... 1.5. Fig. 5-4 Measured mobility for DTMOS SPFT and DTMOS SPFT with PAL gate Fig. 5-5 Measured threshold voltage (Vth) for SPFT and SPFT with PAL gate Fig. 5-6 Delta Vth of SPFT and SPFT with PAL gate structures at various

Fig. 5-7 Measured threshold voltage (Vth) for DTMOS SPFT and DTMOS SPFT with

PAL gate structures at various temperatures
Fig. 5-8 Delta Vth of DTMOS SPFT and DTMOS SPFT with PAL gate structures at
various temperatures
Fig. 5-9 Charge pumping current of SPFT and SPFT with PAL gate structures93
Fig. 5-10 Zero temperature coefficient $Vg(ZTC)$ of SPFT with PAL gate structures94 Fig. 5-11 Zero temperature coefficient $Vg(ZTC)$ of SPFT with PAL gate structures95
Fig. 5-12 Vg(ZTC) and threshold voltage correlation of SPFT and SPFT with PAL
gate structures
Fig. 5-13 Zero temperature coefficient Vg(ZTC) of DTMOS SPFT and DTMOS SPFT
with PAL gate structures
Fig. 5-14 Zero temperature coefficient Vg(ZTC) of DTMOS SPFT and DTMOS SPFT
with PAL gate structures
Fig. 5-15 Delta mobility for SPFT and SPFT with PAL gate structures at various
temperatures
Fig. 5-16 Delta drain current (Idsat) for SPFT and SPFT with PAL gate structures at
various temperatures100
Fig. 5-17 Delta threshold voltage (Vtsat) for SPFT and SPFT with PAL gate structures
at various temperatures