參 考 文 獻

1. J. Monteiro, S. Devadas, and A. Ghosh, "Retiming Sequential Circuits for Low Power", <u>Proc. IEEE International Conference on Computer Aided Design(ICCAD)</u>, pp.398-402, November 1993

2. M. Alidina, J. Monteiro, S. Davadas, A. Ghosh, and M. Papaefthymiou, "Precomputation-Based Sequential Logic Optimization for Low Power", <u>IEEE Transactions on VLSI Systems</u>, Vol.2, No.4, pp.426-436, December 1994

3. V. Tiwari, S. Malik, and P. Ashar, "Guarded Evaluation: Pushing Power Management to Logic Synthesis/Design", <u>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</u>, Vol.17, NO.10, pp.1051-1060, October 1998

4. L. Benini, P. Siegel, and G. De Micheli, "Saving Power by Synthesizing Gated Clocks for Sequential Circuits", <u>IEEE Design and Test of Computers</u>, Vol.11, pp.32-40, December 1994

5. F. N. Najm, "A Survey of Power Estimation Techniques in VLSI Circuits", <u>IEEE Transactions on VLSI Systems</u>, Vol.2, NO.4, December 1994

6. A. Ghosh, S. Devadas, K. Keutzer, and J. White, "Estimation of Average Switching Activity in Combinational and Sequential Circuits", <u>29th ACM/IEEE Design Automation Conference</u>, 1992

7. V. K. Madisetti, <u>VLSI Digital Signal Processors</u>, Butterworth-Heinemann, 1995

8. P. C. Meier, R. A. Rutenbar, and L. R. Carley, "Inverse Polarity Techniques for High-Speed/Lower-Power Multipliers", <u>International Symposium on Low Power Electronics and Design</u>, pp.264-266,1999

9. R. Lin, "A Reconfigurable Low-Power High-Performance Matrix Multiplier Design", <u>IEEE First International Symposium on Quality Electronic Design</u>, pp.321-328, 2000

10. L. K. Hyun, and R. C. Suck, "A Hardware reduced Multiplier for Low Power Design", <u>Proceeding of the second IEEE Asia-Pacific Conference on ASICs</u>, pp.331-334, 2000

11. C. M. Tsai, T. M. Chiang, C. H. Hong, K. T. Kuo, and R. B. Lin, "A Low Power-delay-product Multiplier with Dynamic operand Exchange", IEEE Asia-Pacific Conference on ASICs, pp. 501-504, 2000

12. Z. Huang, and M. D. Ercegovac, "Two-Dimensional Signal Gating for Low-Power Array Multiplier Design", IEEE International Symposium on Circuits and Systems, Vol.1, pp. 489-492, 2002

13. S. Kim, and M. C. Papaefthymiou, "Reconfigurable Low Energy Multiplier for Multimedia System Design", Proceedings of IEEE Computer Society Workshop on VLSI, 2000

14. J. Di, and J. S. Yuan, "Run-time Reconfigurable Power-aware Pipelined Signed Array Multiplier Design", IEEE International Symposium on Circuits and Systems, Vol. 2, pp. 405-408, July 2003

15. M. Bhardwaj, R. Min, and A. P. Chandrakasan, "Quantifying and Enhancing Power Awareness of VLSI Systems", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 9, NO. 6, pp. 757-772, December 2001

16. S. Browan, and Z. Vranesic, Fundamentals of Digital Logic with VHDL Design, McGRAW-HILL, 2000

17. W. F. Lee, VHDL Coding and Logic Synthesis with Synopsys, ACADEMIC PRESS, 2000

18. M. J. Schulte, and E. E. Swartzlander, Jr., "Truncated multiplication with correction constant", VLSI signal processing, VI, pp388-396, 1993

19. E. J. King, and E. E. Swartzlander, Jr., "Data-Dependent Truncation Scheme for Parallel Multipliers", Proceedings of the Thirty First Asilomar Conference on Signals, Circuits and Systems, pp. 1178-1182, 1998

20. M. J. Schulte, and J. E. Stine, and j. G. Jansen, "Reduced Power Dissipation Through Truncated Multiplication", IEEE Alessandro Volta Memorial Workshop on Low Power Design, pp. 61-69, 1999

21. David Linden, Handbook of Batteries, McGRAW-HILL, 1995

22. C. R. Baugh, and B. A. Wooley, "A Two's Complement Parallel Array Multiplication Algorithm", <u>IEEE Transactions on Computers</u>, Vol.c-22, NO.12, December 1973

23. John P. Hayes, <u>Computer Architecture and Organization</u>, McGRAW-HILL, 1988

24. C. S. Wallace, "A suggestion for a Fast Multiplier", <u>IEEE Transactions on Electronic Computers</u>, pp.14-17, February 1964

25. L. Dadda, "Some Schemes for Parallel Multipliers", <u>Alta Frequenza</u>, Vol.34, pp.349-356, 1965

26. D. G. Crawley, and G. A. J. Amaratunga, "8*8 bit pipelined Dadda multiplier in CMOS", <u>IEE Proceedings</u>, Vol.135, Pt. G, NO.6, pp.231-239, December 1988

27. K. C. Bickerstaff, and E. E. Swartzlander, Jr., "Analysis of Column Compression Multipliers", <u>Proceedings. 15th IEEE Symposium on</u>, pp.33-39, 2001

28. R. P. Brent, and H. T. Kung, "A Regular Layout for Parallel Adders", <u>IEEE Transactions on Computers</u>, Vol. C-31, NO.3, pp.260-264, March 1982

29. Michael John Sebastian Smith, <u>Application-Specific Integrated Circuits</u>, Addison-Wesley, April 2001