

國立交通大學

光電工程研究所

博士論文

二次電子電壓對比應用於摻雜分佈與缺陷定位
之研究



**Study of Dopant Profiling and Defect Isolation Using
Secondary Electron Potential Contrast**

學生姓名：李正漢 (Jeng-Han Lee)

指導教授：劉柏村 博士 (Prof. Po-Tsun Liu)

中華民國 一 百 年 十 一 月

二次電子電壓對比應用於摻雜分佈與缺陷定位
之研究

**Study of Dopant Profiling and Defect Isolation Using
Secondary Electron Potential Contrast**

學生姓名：李正漢

Student : Jeng-Han Lee

指導教授：劉柏村

Advisor : Po-Tsun Liu



國立交通大學 電機學院
光電工程研究所
1896
博士論文

A Dissertation
Submitted to Institute of Electro-Optical Engineering
College of Electrical and Computer Engineering
National Chiao Tung University
in partial Fulfillment of the Requirements
for the Degree of
Doctor of Philosophy
in
Electro-Optical Engineering
2011
Hsinchu, Taiwan, Republic of China

中華民國 一 百 年 十 一 月

二次電子電壓對比應用於摻雜分佈與缺陷定位 之研究

研究生：李正漢

指導教授：劉柏村教授

國立交通大學光電工程研究所 博士班

摘要

本論文研究以二次電子電壓對比(secondary electron potential contrast, SEPC)應用於半導體之缺陷檢測與摻雜分佈觀察，利用 SEPC 來分析元件的電性特性。論文的第一部分是利用 SEPC 來定位互補式金氧半場效電晶體(complementary metal oxide semiconductor, CMOS)中的各種漏電或高阻值現象，應用於金氧半場效電晶體中的各節點可分為四類，如 gate node、 p^+/n -well node、 n^+/p -well node、well nodes，傳統上都將入射電子束電壓(primary electron energy)設在 1 keV，然後利用電壓對比的明暗效果來分辨是否有電晶體閘極氧化層崩潰與金屬導線斷路缺陷，然而簡略的明暗二分法卻無法將金氧半場效電晶體中的四類節點都妥善分類，譬如 p^+/n -well node 和 well nodes 在電壓對比都是亮的，因此缺陷像 p^+/n -well node 漏電就沒有辦法跟 well nodes 分辨開來，因此傳統的使用條件有其不完美面。經由深入研究我們發現電壓對比的來源是入射電子束與試片

的交互作用致使試片表面產生正或負的電荷，文獻中慣用的入射電子束電壓 1 keV 就會產生正的電荷累積於試片表面，正的表面電荷對於 p^+/n -well node 屬於順向偏壓，電荷都導入 well，是故在此條件下無法分辨 p^+/n -well node 與 well nodes。本研究提出以入射電子束電壓 5 keV 為條件，嘗試將試片表面改為負的電荷累積，因此 p^+/n -well node 處於反向偏壓而得以跟 well nodes 做出區分。本研究並以此新的條件應用於一個真實案例，實驗顯示傳統的 1 keV 條件無法分辨出缺陷位置，然而 5 keV 條件卻可以成功定位出缺陷位置，補足了傳統方法的不完美。

論文的第二部分是利用二次電子電壓對比來觀察 pn 二極體的摻雜分佈，相關文獻很早就發現此一現象，而且普遍認為二極體中空乏區的內建電場是電壓對比的來源，本研究也利用此一特性成功的在一個真實案例確認了 p-well 光罩偏移造成 p^+/n -well node 的漏電。然而此一摻雜對比並不是很容易可以觀察的到，文獻研究顯示試片處理過程在表面所產生的破壞層是阻礙對比觀察的主要原因，這個部分也大大的阻礙了此一方法的應用，為了增強摻雜對比使其可以重複顯現，首先研究不同試片處理方法對於摻雜對比的影響，進而以微探針將 p^+/n -well 二極體置於反向偏壓的狀態，實驗結果顯示在加電壓之前完全沒有摻雜對比可以觀察，在加電壓之後摻雜對比可以有效回復，並且在低濃度摻雜區域 p-區域(lightly-doped drain region, LDD)也可以清楚顯現，顯示此條件有很好的解析度與實用性。本研究將摻雜對比影像數位化，將摻雜對比轉化成電壓尺度進行一維與二維的元件物理分析，成功量測出空乏區寬度(depletion width)與電性接面深度(electrical junction depth)，並與模擬結果比對討論。最後將此微探針增強對比設置應用

於一個真實的電流鏡失效案例，成功判定 p-well 光罩的偏移造成電流鏡的失效原因，精確量出光罩偏移量，並且經過量產實驗確認偏移量無誤。

總結，本論文經由 SEPC，並且利用最簡便可行的實驗設置，在缺陷定位上補足傳統方法的不完美，成功的將 CMOS 中的各節點妥善辨別。在摻雜分佈觀察上利用微探針偏壓方式回復消失的摻雜對比，並且經由影像數位化的過程成功的量測出空乏區寬度與電性接面深度，為未來固態元件摻雜分佈的研究提供了一個簡便可行的方法。



Study of Dopant Profiling and Defect Isolation Using Secondary Electron Potential Contrast

Student: Jeng-Han Lee

Advisors: Prof. Po-Tsun Liu

Department of Photonics & Institute of Electro-Optical Engineering

National Chiao Tung University



Abstract

This study investigates the defect isolation and dopant profiling using secondary electron potential contrast (SEPC). A novel primary electron energy adjustment method is proposed to remedy the imperfections in traditional SEPC method, which uses fixed primary electron energy. For dopant profiling, a novel *in situ* nano-probe biasing is applied to enhance the SEPC signal, restoring the missing dopant contrast successfully.

First author discusses the application of SEPC is applied to investigate the leakage and high resistance in a metal oxide semiconductor field effect transistor (MOSFET). The contact

nodes in an MOSFET can be classified into four categories: the polysilicon gate node, p⁺/n-well node, n⁺/p-well node, and, well nodes. Most studies set primary electron beam energy (E_{PE}) at 1 keV and used potential contrast to identify the gate oxide rupture and continuity failures. However, the bright and dark contrast of samples cannot distinguish these four nodes types well. For instance, the contrast of a p⁺/n-well node and well nodes is bright in scanning electron microscope (SEM). However, a leaky p⁺/n-well node exhibits the same brightness as the well nodes, an insufficiency of the E_{PE} 1 keV condition for identifying p⁺/n-well nodes and well nodes. Previous studies indicate that the contrast of SEPC arises from the surface charging effect, which is initiated by the interactions between the primary electron beam and sample. The E_{PE} 1 keV condition results in the positive charging on the sample. Positive charging will set the p⁺/n-well node in forward bias and leak positive charges into well nodes. Thus, the E_{PE} 1 keV condition cannot be used to distinguish the p⁺/n-well node and well nodes. This can be solved by setting the p⁺/n-well node in reverse bias. This study increases the E_{PE} to 5 keV to reverse surface charging from positive to negative. Experimental results demonstrate that the 1 keV and 5 keV E_{PE} conditions can be used to identify these four nodes. Finally, the analytical method was applied to a real failure case and no abnormality under the conventional $E_{PE}=1$ keV condition was observed. However, the proposed $E_{PE}=5$ keV can isolate a defect successfully and complete the imperfect conventional method.

The second part of this study discusses the application of SEPC to diode dopant profiling. Since 1967, researchers have observed dopant contrast in SEM image. The dopant contrast arises from built-in potential across the diode. This study also uses this property to identify a p^+ /n-well junction leakage path in a static random access memory (SRAM). However, for a small bandgap material like silicon, the built-in voltage is as small as 1.12 eV. Dopant contrast is weak and, in the worse case, no contrast is observable. The surface-damaged layer generated by sample preparation is believed to be the cause of dopant contrast reduction, inhibiting the application of SEPC to the integrated circuit (IC) failure analysis. For SEPC enhancement, this study studied the contrast effect under different sample preparation methods. By triggering the diode in the reverse bias condition through *in situ* nano-probe biasing, that dopant contrast can be restored. The SEPC image was digitalized and quantified for conversion of image contrast to the voltage scale, allowing the identification of the depletion region and electrical junction. The overlap length between the poly silicon gate and p^+ region is also depicted by the two-dimensional (2D) imaging. The proposed method can maintain stable voltage conditions in the junction, facilitating the inspection of dopant area by SEM, and the development of an efficient method for examining dopant areas. Experimental results also confirmed the method has promising application in site-specific junction inspection. Finally, the novel method was applied to identified the failure cause of a current mirror mismatch. The inspection method successfully identified a 0.4 μm p-well layer

misalignment caused by the mismatch. The experimental split also confirmed that a p-well misalignment exceeding $0.4\ \mu\text{m}$ will cause failure.



誌謝

一本學術論文最大的意義在於承先啟後，這些成果不僅建立於前人的智慧結晶，更希望能夠啟迪後人(我的女兒唯唯)。曾經在台積電聆聽過施敏院士的演講，印象最深刻的是一張院士的著作與女兒的合照，照片中除了那從地板堆疊而至人一般高的傳世著作，還有在女兒面前滿滿傳承的驕傲。而今我也完成了一份著作，雖然這絕不是一件傳世傑作，可是在女兒面前傳承的驕傲是不變的。因此在論文的誌謝部分，不僅是希望唯唯能瞭解爸爸所做過的研究，更要讓她知道爸爸是接受了多少師長同儕的幫忙方能完成此一論文，並且將這份感謝銘記在心。

首先要感謝的是指導教授劉柏村博士，在繁忙的所務之中騰出時間對於研究方向與論文寫作技巧費心指導。亦感謝口試委員施敏院士、謝宗雍教授、龔正教授、洪志旺教授、吳孟奇教授、李柏聰教授耐心指正及提供許多寶貴意見，不僅使學生收穫良多並使得本論文更臻完善。

感謝啟蒙恩師陳福榮教授的身教與言教，畢業多年仍時時憶起當年的諄諄教誨，不敢或忘。

感謝交通大學與浩然圖書館的豐沛資源，二十年前我還是清大學生，第一次見到的是夜裡的浩然圖書館，燈火通明的它猶如一艘龐大的太空船，因緣際會，二十年後我在太空船內準備資格考、搜尋參考文獻、在研究小間撰寫論文、度過很多個日子。

感謝台積電長官劉醇明處長與蘇絃儀處長，由於你們的遠見才使得台積電故障分析

技術與世界大廠並駕齊驅，也由於你們的支持本論文所主張之創新才得以開花結果。同時感謝林裕庭部經理、孟涵、逸民、瑞榮、培烜、毓豪、淵士、家琦、美芳、兆奇、經緯、政毅、素珍在工作與實驗上的協助，使得諸多想法可以落實成真。初到台積電時我們良率提升的方法是靠肉眼找缺陷，那時同事每天要在光學顯微鏡前用力找線索，在實作的經驗累積與文獻檢索後，我們建立了失效模型與故障分析流程，利用微探針及化學蝕刻手法觀察離子摻雜分佈，導入模擬軟體(TCAD, SPICE)的幫助來預測缺陷位置，寫程式處理電性偵錯資料來檢視偵錯品質與預測可能的缺陷位置，每一個突破都令人振奮不已。

最後要感謝父親李明燁先生及母親辛榮菊女士的養育之恩，還有妻子文懷與女兒唯唯的支持相伴使我無後顧之憂。記得那年資格考時唯唯不巧發燒，而後轉為手腳發紫，為免影響我的考試情緒，文懷刻意不打電話給我，獨自開車到東元醫院急診，心中萬分不捨，沒有家人的包容與鼓勵我將無法完成此論文。


要感謝的人無以計數，僅以此論文獻給所有關愛我的人。

Contents

Abstract (Chinese)	i
Abstract	iv
Acknowledgement (Chinese)	viii
Contents	x
Figure Captions	xiii
Tables	xxxi
Chapter 1 Introduction	1
1.1 Background.....	1
1.2 Overview of p/n diode	2
1.3 Overview of very-large-scale integrattion (VLSI) Chip.....	5
1.4 Overview of defect isolation by SEPC	8
1.5 Overview of dopant profling by SEPC	9
1.6 Overview of dopant profile techniques.....	10
1.7 Study motivation.....	13
1.8 Organization of the thesis	14
Chapter 2 Techniques	32



2.1	Sample preparation process.....	32
2.2	Material analysis techniques	33
2.3	Electrical analysis techniques.....	36
Chapter 3 SEPC in contacts by SEM primary electron energy adjustment.....		48
3.1	Introduction	48
3.2	Experimental details	48
3.3	Results and discussion.....	49
3.4	Summary	53
Chapter 4 Junction profiling and junction leakage isolation by SEPC		63
4.1	Introduction	63
4.2	Experimental details	64
4.3	Results and discussion.....	66
4.4	Summaries.....	69
Chapter 5 Junction profiling by SEPC with <i>in-situ</i> nano-probe biasing		80
5.1	Introduction	80
5.2	Experimental details	83
5.3	Results and discussion.....	84
5.4	Summary	89



Chapter 6	Inspection of current mirror mismatch by SEPC with <i>in-situ</i> nano-probe ..	102
	
6.1	Introduction.....	102
6.2	Experimental details	103
6.3	Results and discussion	104
6.4	Summaries	106
Chapter 7	Summaries and Future Works	112
7.1	Summaries	112
7.2	Future works	114
References	115
Curriculum Vitae		124
Publication List		125




Figure Captions

Chapter 1

Figure 1-1	Transistor counts of microprocessor (thousands) versus years. [1].	16
Figure 1-2	Logic technology node and transistor gate length over time. [2].	17
Figure 1-3	(a) Band gap diagram of p-type and n-type semiconductors. (b) Band gap diagram of a p/n junction in thermal equilibrium. [6]	18
Figure 1-4	(a) The space charge distribution of a linearly-graded junction. (b) The electrical field of the junction. (c) The electrical potential of the junction. (d) The band diagram of the junction [6].	19
Figure 1-5	(a) The band diagram of a diode under thermal equilibrium. (b) The band diagram of a diode in forward bias condition. (c) The band diagram of a diode in reverse bias condition. [6].	20
Figure 1-6	The current voltage characteristics of the diode. [6].	21
Figure 1-7	(a) The radiation mechanism of a forward biasing diode. (b) The photon detection mechanism of reverse biasing diode. [8].	22
Figure 1-8	Schematic illustrates the cross-sectional structure of the CMOS technology.	23
Figure 1-9	(a) The circuit of a SRAM bit cell. (b) The layout pattern of a SRAM bit cell.	24
Figure 1-10	The cross-sectional structure of the lateral double diffused negative metal	

	oxide semiconductors (LDNMOSs). [13].	25
Figure 1-11	The simulation result of electrical field above the unbiased SiC junction surface due to the built-in potential [32]	26
Figure 1-12	(a) SEPC image on a Si test structure. (b) SEM contrast profile. (c) SIMS depth profile. [27]	27
Figure 1-13	The difference of SE intensity between p region and n region as a function of bias voltage. [27]	28
Figure 1-14	The schematic to illustrate the SCM operation principle. [36]	29
Figure 1-5	The schematic to illustrate the KFPM operation principle. [37]	30
Figure 1-16	The SEPC images prepared by different methods (a) The cleaving result. (b) The polishing result. (c) The FIB milling result. (d) SEPC intensity curve across junction. [48]	31

Chapter 2

Figure 2-1	(a) The polish mechine Allied Multiprep TM . (b) Diamond films with colors to indicate different abractive effect. (c) The polsih head for cross-section sample preparation. [52]	39
Figure 2-2	Schematic drawing indicates characteristic signal generated by interaction of primary electron beam and specimen. [17]	40

Figure 2-3 Schematic drawing shows the distribution of emitted electrons after the bombardment of primary electron beam. [24]41

Figure 2-4 Schematic drawing shows the escape depth of silicon diode with FIB sample preparation. [48].....42

Figure 2-5 Secondary electron yield (δ) versus primary electron energy E_{PE} . [24]43

Figure 2-6 A cross-section FIB image after the precise milling by FIB. [56]45

Figure 2-7 (a) DCG nProber with 8 nano positioners. (b) SEM image showing 8 nano tips probe in the metal 1 layer of SRAM bitcell. [58]46

Figure 2-8 Schematic drawing shows the operation principle of C-AFM. [61].....47

Chapter 3

Figure 3-1 Sketch illustrates the function of $E \times B$ filter. Secondary electron (SE) is with low energy and could be guided to the upper detector by $E \times B$ filter..... 54

Figure 3-2 The SEPC image of contacts from a 0.15 μm SRAM with 1 keV E_{PE} 55

Figure 3-3 The SEPC image of contacts from a 0.15 μm SRAM with 5 keV E_{PE} 56

Figure 3-4 The schematic curve shows secondary electron yield (δ) as a function of E_{PE} for tungsten.[24].....57

Figure 3-5 (a)Schematic illustrates the SEPC effect under 1 keV E_{PE} . (b)Schematic illustrates the SEPC effect under 5 keV E_{PE} 58

Figure 3-6 The SEPC image of metal 1 from a 0.15 μm SRAM with 1 keV E_{PE} 59

Figure 3-7 The SEPC image of metal 1 from a 0.15 μm SRAM with 5 keV E_{PE} 60

Figure 3-8 The cross-section image shows porous contact in n^+ /p-well node by FIB sample preparation.. 61

Chapter 4

Figure 4-1 The SEPC image of the manual polishing result..... 71

Figure 4-2 The SEPC image of the Ar sputter result.. 72

Figure 4-3 The SEPC image of the wet etching result..... 73

Figure 4-4 (a) Characteristics of tip current versus substrate voltage for the leaky and non-leaky P^+ /N-well contacts. (b) A current map of a SRAM chip under conductive atomic force microscope..... 75

Figure 4-5 An SEPC image of the P^+ /N-well diode with a floating substrate. The inset shown in the upper right corner is a schematic cross section. The P-well is shifted a little to the right. A P^+ region with a leaky contact on the left side is not observed, while the image of a non-leaky P^+ contact region on the right is observed clearly. 76

Figure 4-6 SEPC image of the P^+ /N-well diode with a substrate bias of -1.8V . The inset is a schematic cross section. The previous missing image of P^+ region with leaky contact is clearly seen. 77

Figure 4-7 Schematic to demonstrate leakage behavior of the P^+ /N-well diode with a

floating substrate.....78

Figure 4-8 Schematic of a P⁺/N-well diode with a substrate bias of -1.8V to demonstrate an extended depletion region for eliminating the leakage path from P⁺ to the adjacent P-well.....79

Chapter 5

Figure 5-1 Fig. 6-1 A partial cross-section of the SRAM chip schematically illustrates the SEPC inspection; three p⁺/n-well junctions, two polycrystalline Si gates, and a nano-probe tip are shown. The middle p⁺/n-well junction was electrically biased with a trigger voltage 1 V. The p-substrate was kept on the ground state. The colors of the left and right p⁺/n-well junctions and p-substrate illustrate the dopant contrast after electricity was biased.91

Figure 5-2 A partial cross-section of the SRAM chip to illustrate the SEPC inspection; three p⁺/n-well junctions and two polycrystalline Si gates are shown. A pair of nanoprobing tips was inserted on the right-most p⁺/n-well junction, in which an green color represents the SEPC signal when the probe tips were electrically biased with a trigger voltage of -1 V on the p⁺ side and 0V on the n-well side.....92

Figure 5-3 The SEM image corresponds to Fig. 6-1, in which nano-probe tip applied to the middle p⁺/n-well node with positive 1 V and the p-substrate with ground.

Dopant contrast is clearly observed with the p-substrate and p⁺ region providing the brightness contrast and the n-well providing the darkness contrast. 93

Figure 5-4 A magnified SEM image of the image shown in Fig. 6-3, two poly silicon gates and three p⁺/n-well junctions are visible. The left and right p⁺/n-well junctions show brightness contrast. The figure clearly shows not only the p⁺/n-well, but also the lightly-doped drain region (p⁻ region). 94

Figure 5-5 The SEM image corresponds to Fig. 6-2. An SEPC signal is clearly observed on the right-most p⁺/n-well junction when the probe tips were electrically biased with a trigger voltage of -1V on the p⁺ side and 0V on the n-well side. In contrast, no SEPC signal is observed at the other two pairs of p⁺/n-well junctions that were not probed by the nano tips in the figure. The corresponding schematic cross section is shown in the inset of this figure. 95

Figure 5-6 The intensity profile of a biased p⁺/n-well diode with a trigger voltage -1 V on the p⁺ node and 0 V on the n-well node. Intensity curve was grouped into three regions, p⁺ region, depletion region, and n-well region. The pink curve represents the polynomial regression fit result with n=6. The intensity profile of p⁺/n-well junction after applied a series of image processing procedures. The corresponding image is shown in the inset of this figure. The depth of P⁺

region and depletion region were measured and its value is 80 nm and 100 nm, respectively.96

Figure 5-7 The polynomial regression fit curve in the Fig. 6-7 was converted proportionally into voltage scale. The p^+ region and n-well region are set in -1 V and 0 V, respectively. The electrical field curve is deduced by the first derivative of the surface potential curve. The depth of the electrical junction is located on the maximum point of the minus sign of electrical field curve and its value is 123 nm.....97

Figure 5-8 The 2-D image processing result. The p^+ region, depletion region and well region were indicated in red, green, and blue, respectively. The gap length between the depletion region and the poly silicon gate is 15 nm.98

Figure 5-9 The voltage distribution map of p^+/n -well junction, simulated by device simulator Silvaco TCAD as set by a voltage of -1V on the P^+ side and 0V on the N-well side, respectively. Simulation result shows the electrical depth and the depletion width is 138 nm and 120 nm, respectively..99

Figure 5-10 The cross-sectional structure of the lateral double diffused negative metal oxide semiconductors (LDNMOSs). [40]..... 101

Chapter 6

Figure 6-1 (a) The pattern layout of the current mirror. (b) The schematic of a current

mirror consisting of two LDPMOS transistors..... 108

Figure 6-2 Figure 7-2 (a) The electrical characteristics (I_d-V_d) of the master and slave LDPMOS from the bad die at $V_g = -5$ V. (b) The electrical characteristics (I_d-V_d) of the master and slave LDPMOS from the good die at $V_g = -5$ V. The LDPMOS pair from the bad die shows an obvious I_{dsat} mismatch of $52 \mu A$ in comparison to a I_{dsat} mismatch of $18 \mu A$ from the good die.. 109

Figure 6-3 (a) The plane-view SEM image with three nano-probing tips probing the N-well and the P-well region without electricity bias. The image shows no dopant area information. (b) The SEM image in which nano-probing tips were electrically biased with 5 V on the N-well region and 0 V on the P-well region. Dopant area is visible in the image, with the P-well region providing the brightness contrast and the N-well providing the darkness contrast.110

Figure 6-4 The intensity contours result from the image of Fig. 7-3(b). The misalignment between the active area to the P-well layer is $0.4 \mu m$111

Tables

Chapter 2

Table 2-1	The secondary electron yield (δ) and maximum primary electron energy E_{PE}^m for CMOS materials. [24].	44
-----------	--	----

Chapter 3

Table 3-1	Summary of the contrast behavior of contacts under the 1 keV and 5 keV E_{PE} condition	62
-----------	---	----


Chapter 4

Table 4-1	Summaries of dopant contrast, repeatability, and inspection area capability between sample preparation methods.	74
-----------	---	----

Chapter 5

Table 5-1	The measurements of the depletion width, electrical junction, and gap length between p+ region and poly silicon gate by SEPC method and TCAD simulation.	100
-----------	--	-----





Chapter 1

Introduction

1.1 Background

With the rapid development of semiconductor technology, the very-large-scale integration (VLSI) chips have been adopted in many devices e.g., computers, televisions, networks, notebooks, and digital cameras to increase user convenience. According to the Moore's Law, the transistor counts of microprocessor doubles every 1.8 years, as shown in Figure 1-1 [1]. In order to meet this law, the dimensions of transistors have now decreased to the nano-scale as shown in Fig. 1-2 [2]. Additionally, with the demands for complex applications, the number of transistors in chips now exceeds billions. For instance, an Intel six-core core i7 microprocessor contains 1.1 billion transistors [3].

As the transistor dimensions enter the nano-scale and transistor counts increase to billions, management of transistor performance has emerged as the bottleneck in the IC process development. Variation in transistor performance can induce chip malfunction. This variation may be induced by defects such junction leakage, silicide encroachment, contact bottom residue, line edge roughness (LER), and random discrete dopant (RDD) [4]. Moreover, failure of a single transistor can make an entire chip malfunction. Thus, an efficient defect isolation method is needed to identify the cause of failure as soon as possible. Corrective actions can then be implemented on the production line to maintain product quality [5, 6].

1.2 Overview of p/n diodes

1.2.1 The formation of p/n diodes

The diode is the most essential part in modern solid-state devices and is widely utilized in light-emitting diodes (LEDs), solar cells, and VLSI devices. A diode is formed when p-type and n-type semiconductors are joined together. Figure 1-3(a) shows a band diagram of p-type and n-type semiconductors [7]. The major carriers in the p-type semiconductor are the holes and their Fermi level is close to the valence band. Conversely, the major carriers in an n-type semiconductor are the electrons and their Fermi level is close to the conduction band. When a p-type semiconductor and n-type semiconductor are joined together, these carriers start diffusing and combining. Finally, negative ions and positive ions are left on the p-type node and n-type node, respectively (Fig. 1-3(b) [7]). An electrical field is generated by these ions, which repels these carriers back to their original positions. The repelled current is called the drift current because the current drift is caused by the electrical field. When the diode reaches thermal equilibrium, drift current equals diffusion current and the Fermi level is a flat line across the diode.

This study examines the silicon (Si) p/n diodes manufactured using the VLSI process. The diode is manufactured on a p-type (100) Si wafer with a resistivity of 8–12 Ohm-cm as the substrate. After shallow trench isolation (STI), phosphorous dopants were implanted into the Si wafer to form the n-well region and boron was implanted to form a p-well region. After

well formation, p⁺-type regions and n⁺-type regions were formed by boron implantation and arsenic implantation, respectively. Thermal activation at 1000°C for 5 s and metallization were conducted sequentially.


1.2.2 Physical and electrical properties of p/n diode

Figure 1-4(a) shows the space charge distribution of a linearly graded junction; Fig. 1-4(b) shows the electrical field of the junction; Fig. 1-4(c) shows the electrical potential; and Fig 1-4(d) shows the band diagram of the junction [7]. The potential difference between the p node and n node, called built-in potential, is V_{bi} . Figure 1-5(a) shows the band diagram of a diode under thermal equilibrium [7]. Figure 1-5(b) shows the diode in the forward bias condition; the positive terminal of the battery is connected to the p node and the negative terminal is connected to the n node [7]. Under the forward bias condition, built-in potential is reduced to $V_{bi}-V_F$, where V_F is battery voltage. Because built-in potential is reduced to $V_{bi}-V_F$, electrons in the n node and holes in the p node diffuse into the depletion region. Since major carriers are injected into the depletion region, depletion width will be reduced under the forward bias condition. The diffusion current from the major carrier is the current source of forward bias.

Figure 1-5(c) shows the diode under the reverse bias condition, in which the negative terminal of the battery is connected to the p node and the positive terminal is connected to the n node [7]. Under this reverse bias condition, the built-in potential is increased to $V_{bi}+V_R$,

where V_R is battery voltage. Because built-in potential increased to $V_{bi}+V_R$, electrons in the n node and holes in the p node cannot diffuse into the depletion region. Since major carriers are repelled back to their original sites, depletion width increases under the reverse bias condition. The drift current from the minor carrier is the current source of reverse bias and is small.

Figure 1-6 shows the current voltage characteristics of the diode [7]. Under the forward bias condition, electrons are injected into the n node and diffuse into the depletion region. Holes are then injected into the p node and diffuse into the depletion region. Electrons and holes combine in the depletion region and complete the current flow in the entire circuit. Thus, current increases exponentially under the forward bias condition. Conversely, current under the reverse bias condition is drift current. Because drift current is contributed from minor carrier, it is small.



1.2.3 Applications of p/n diode

A diode is a basic component in solid-state devices and widely used in modern electronic devices. For instance, LEDs are essentially forward biased p-n diodes. Radiative recombination occurs when electrons and holes are injected across the diode junction. A photo detector is essentially a reverse bias p-n diode. Electrons and holes quickly drift in opposite directions under the influence of a strong electrical field. The diode is also a basic component in modern VLSI chips. The diode was placed in the reverse biased condition to transmit a signal for additional logical operations. The dopant distribution of a diode must be designed

such that device performance can be maximized. Figure 1-7 lists diode applications in LED and photo detector. [8].

1.3 Overview of very-large-scale integration (VLSI) chip

1.3.1 Logic VLSI chip

This work focuses on the complementary metal oxide semiconductor (CMOS) device. The CMOS is constructed using the p channel MOSFET (PMOS) and n channel MOSFET (NMOS). Figure 1-8 is a schematic illustration of the cross-sectional structure of the CMOS; the left side is an NMOS transistor and the right side is a PMOS transistor. The source side of the NMOS transistor connects to V_{ss} . The drain site of the NMOS transistor pulls down to V_{ss} level when the NMOS gate switches on. Conversely, the source side of the PMOS transistor connects to V_{cc} . The drain site of the PMOS transistor pulls up to V_{cc} level when the PMOS gate switches on; that is, the main function of the PMOS transistor is to transmit the V_{cc} signal and the NMOS transistor transmits the V_{ss} signal. Thus, a CMOS chip transmits a V_{ss} or V_{cc} signal through the logic operation of transistors. The advantage of CMOS technology is low power consumption. During their operating period, diodes remain in the reverse bias condition and consume energy only during the switching period.

The main function of a CMOS is to transmit a high or low signal through the logic operation. The components of the CMOS can be split into six nodes types—the n^+ /p-well node, NMOS gate node, p-well node, p^+ /n-well node, PMOS gate node, and n-well node.

From the perspective of electrical characteristics, the function of the NMOS gate node and PMOS gate node is similar; that is, each acts as a top plate of a capacitor and should resemble a high-resistance node. Thus, the NMOS gate node and PMOS gate node can be considered the same. The function of the p-well and n-well is to provide the source side of NMOS and PMOS transistors. The resistance of these two nodes is very low, such that they can be put into the same group before the manufacturing process is completed. For CMOS technology, CMOS components can be grouped into four node types—the n⁺/p-well node, gate node, p⁺/n-well node, and well node. The goal of defect isolation is to recognize these four nodes via a failure analysis process.

1.3.2 Static random access memory (SRAM)

SRAM is the memory that always stores the data in bit cells while chip power maintained. It does not need to re-write within a period, as does the dynamic random access memory (DRAM). Additionally, SRAM has the high-speed read and write capabilities and is adopted widely in central processing unit (CPU) chips. In modern integrated circuit (IC) manufacturing, SRAM is a leading product and the vehicle for advanced technology development [9]. However, the bit cell area of SRAM is larger than that of DRAM, meaning its manufacturing cost is higher.

A DRAM bit cell is composed of a transistor and capacitor. An SRAM bit cell is composed of six transistors—four NMOS transistors and two PMOS transistors. Figure 1-9(a)

shows the circuit of an SRAM bit cell. The role of PMOS transistors is to increase the signal to the V_{cc} level and is annotated as the pull up (PU) in the circuit. Conversely, the role of the NMOS transistor is to pull down the data to the V_{ss} level, and is annotated as the pull down (PD) in the circuit. The PU and PD transistors are arranged in a latch circuit to retain data in the cell. The remaining NMOS transistors are called pass gate (PG) transistors, which control read and write timing. Figure 1-9(b) shows the layout pattern of the SRAM bit cell.

The failure mode of the SRAM bit can be identified via electrical testing. Since SRAM is a kind of CMOS chip, its power consumption is low while operating. Thus, the standby current (I_{sb}) of SRAM should be low and this I_{sb} will be tested at the start of the test process. Even though electrical testing can locate the exact bit failure location, a further isolation process is still necessary for cause identification. Such a failure analysis procedure includes using SEPC to isolate any possible high resistance or gate oxide rupture in a bit cell. If no abnormality were found via SEPC analysis, a nano probe tool is applied to measure the electrical performance of transistors [10].

1.3.3 Lateral double diffused metal oxide semiconductor (LDMOS)

According to Moore's law, the transistor counts will double every 1.8 years. The dimensions of transistors must also decrease according to this law. With the scalability and cost savings for manufacturing, CMOS technology is widely used for digital circuits. However, the world remains analog. Digital processing should be converted back to analog

efficiently. Thus, the lateral double diffused metal oxide semiconductors (LDMOSs) were developed to reduce manufacturing costs and increase flexibility in high-voltage and high-current applications (e.g., power management ICs, displays, motor drivers, and class-D amplifiers) [11,12,13].

Figure 1-10 shows the cross-sectional structure of the lateral double diffused negative metal oxide semiconductors (LDNMOSs) [13]. In this cross section, the n-well was used as the extended drain side to sustain high power and the p-well was the body site of the device. Channel length, L_{channel} , is the area where the p-well and poly gate overlap, and is controlled by the physical locations of the active area, the poly gate, n-well, and p-well. In this work, the mismatch mechanism of a current mirror composed of lateral double diffused positive metal oxide semiconductors (LDPMOSs) is investigated via *in situ* SEPC inspection. The SEPC inspection method identified a misaligned p-well mask, causing L_{channel} variation and deviation of transistor saturation current from the target value.

1.4 Overview of defect isolation by SEPC

As the dimensions of transistors are scaling, the demand for an inspection tool with good spatial resolution has increased. Moreover, the transistor number of a VLSI contains billion of transistors, indicating that this inspection tool should be able to analyze as many transistors as possible. With the improvements of electron guns and reduction of aberrations, SEM image resolution has improved to the nm scale and with a large view field. Additionally, the

secondary electron in SEM is sensitive to the voltage distribution of the inspected surface, facilitating inspection of high-resistance defects on ICs [14-16]. The contrast phenomenon arises from the influence of surface potential, and is called SEPC, or voltage contrast (VC) [17].

The SEPC effect was first observed in 1941 by Knoll [18]. Hardy *et al.* characterized SEPC with a voltage precision of 50 mV in the range of -30–30 V [19]. Aton *et al.* and Manhant-Shetti *et al.* demonstrated that standard SEM can isolate continuity failure of a special IC test pattern [20, 21]. The detection limit was 2×10^{11} Ohm [21]. Sakai *et al.* biased the test pattern to lower the detection limit to 1×10^4 Ohm [22]. Colvin utilized SEPC to isolate gate oxide leakage [23]. The SEPC arises from surface potential after electron beam irradiation [24]. This method has a contactless capability in voltage investigations and has been adopted for IC debugging [25].

1.5 Overview of dopant profiling by SEPC

Modern microelectronic IC technology enhances the performance of transistor through scaling down of transistor [5, 6]. The distribution and concentration of dopant is the key to enhance device performance when developing nano-scale devices. With a sensitivity from 10^{16} to 10^{20} cm⁻³ and a spatial resolution of 10 nm, the SEPC effect in SEM has emerged as the potential method for dopant profiling [26, 27]. In addition, SEPC arise from the built-in potential across the diode, indicating this is an electrical measurement method which collects

active dopant signal only [27].

The dopant contrast in SEM was first observed in 1967 by Change and Nixon [28]. After that, researchers have been investigating the dopant contrast mechanism and each group has proposed its own proposal. Pervoic *et al.* and Turan *et al.* proposed that surface potential determines secondary electron emission rate [29, 30]. Sealy *et al.* and Muzzo *et al.* proposed that a patch field outside the specimen is a major factor in dopant contrast [31, 32]. Figure 1-11 shows the simulation result that the built in potential initiates an electrical field outside the specimen [32]. The electrical field will repel electron out the p-type node, but attract electron back to specimen in n-type node, resulting the brightness and darkness contrast in p type node and n type node, respectively. Hsiao *et al.* observed that the strain effects will influence dopant contrast [33]. Elliott *et al.* and Venables *et al.* reported that the SEPC profile of a p⁺/n-well junction shows a linear relationship with the logarithm of the SIMS depth profile and their results are shown in Figure 1-12 [26, 27]. SIMS is a dopant profiling tool by collecting the all dopant elements no matter is it an active dopant or not. Figure 1-13 shows the Elliott's study on a biased junction [27]. Elliot found that the SEPC intensity is proportional to the biased voltage, indicating the surface potential determines the secondary electron emission rate [27].

1.6 Overview of dopant profiling techniques

1.6.1 Secondary ion mass spectrometry (SIMS)

SIMS is an analytical tool with high sensitivity and a wide dynamic detection range. The tool sputters the specimen surface using a primary ion beam and measures the elements using a mass spectrometer. The SIMS detection limit is 10^{12} – 10^{16} cm^{-3} , and depends on material type [34]. With careful calibration of sputtering rate and low primary ion energy, SIMS has been used widely to characterize the depth profile of shallow junctions in CMOS devices [35]. However, SIMS is a destructive analytical method that depicts the dopant profile by sputtering the analytical target to mass spectrometer. All sputtered elements will be guided to the mass spectrometer and counted in the depth profile. Target dimensions should be larger than 50×50 μm , meaning that SIMS cannot be applied in the site-specific real circuit.

1.6.2 Scanning capacitance microscope (SCM)

SCM is a scanning probe microscope that uses a tiny tip to scan a specimen and record the capacitance response. Williams conducted the two-dimensional dopant profiling via SCM with a 10 nm spatial resolution [36]. A high-quality oxide should be grown in a specimen's surface for reliable measurement, making the repeatability of SCM poor for many samples.

Figure 1-14 shows schematic to illustrate the SCM operation principle [36].

1.6.3 Kelvin force probe microscope (KFPM)


KFPM combines AFM and SCM to map the electrostatic voltage difference between the tip and specimen surfaces [37]. The electrostatic force between the tip and specimen under a constant range, Z , is given by

$$F = 1 / 2 \frac{dC}{dZ} V^2 \dots\dots\dots(1)$$

where C is coupling capacitance and V is electrostatic voltage between the tip and specimen [37]. Surface potential is determined as measured electrical force, coupling capacitance, and tip potential. Figure 1-15 shows the KPFM system [37].

1.6.4 Electron holography

Electron holography is also a surface potential mapping method that uses interference of an off-axis electron beam in transmission electron microscope (TEM) [38]. With improved spherical aberration and a field emission gun, Griyelyuk *et al.* reported a 2D diode potential mapping with a spatial resolution of 6 nm and voltage sensitivity of 0.17 V [39]. However, an accurate potential map requires a sample with uniform thickness, such that electron holography is rarely used in IC manufacturing.



1.6.5 Chemical delineation

Chemical delineation uses acids to etch heavily doped areas selectively [40]. The silicon surface is first oxidized to silicon dioxide (SiO₂) by nitric acid and then dissolved into a solution by fluoride acid. The etching rate is limited by the concentration of holes in the sample surface [41]. The etching rate of n⁺ Si can be enhanced by band bending in solution, accumulating holes in the n⁺ surface. The etching rate of p⁺ silicon can be enhanced by anodic biasing, creating holes in the p⁺ surface [42]. However, this method has difficulty identifying the precise well profile due to low dopant dosages. Further, wet etching methods are

destructive, meaning that the doping area will be etched out permanently.

1.7 Motivations of study

Transistors are built with solid materials and using their semiconductor electrical properties to perform complex computations. SEM has been widely used to inspect physical and electrical transistor properties. For instance, people use the secondary electron (SE) to measure transistor dimensions, use the backscattered electron (BSE) to inspect element contrast, and use the Auger electron and X-rays for element analysis. The SE contrast, which arises from the differences in surface potential, is called SE potential contrast (SEPC) and can be used to inspect electrical transistor properties. The SEPC has been widely applied in electrical defect isolation and dopant profiling.

Even though experimental results demonstrate that SEPC is an efficient method for continuity failure isolation, failure mode of an IC is not just a continuity issue. Four node types are used in VLSI chips, polysilicon gate node, n^+ /p-well node, p^+ /n-well node, and well nodes [43]. The traditional SEPC method cannot distinguish between all node types. This study investigates the SEPC by varying primary electron energy and discusses the source of potential contrast without additional biasing. Finally, this study offers a procedure to distinguish between different nodes in a chip.

In application of dopant profiling, many studies have applied SEPC for electrically active dopant profile mapping [31, 32]. However, as the device has nano-scale dimensions, the study

of SEPC in real circuit is rarely reported. The spatial resolution, site-specific analytical capability and poor SEPC signal in small bandgap material are emerging as the top three issues in SEPC method [44, 45]. Jepson *et al.* observed that the SEPC spatial resolution is improved in helium ion microscopy (HeIM) [46, 47]. Kazemian *et al* study of using focused ion beam (FIB) on sample preparation to meet the requirements for site-specific analysis [48]. However the SEPC is significantly reduced due to the damage layer generated by FIB, as shown in Figure 1-16 [48]. Hence, this study fills the gap in the literature by enhancing dopant contrast with nano-probe assistance. In addition, author converts the SEPC image to a voltage scale and elucidates theoretical description about the device physics [49-51].


1.8 Organization of the thesis

In chapter 1, the CMOS technology revolutions and process characterization challenges are introduced. We also have brief overview of the physical and electrical properties of the pn diode. The applications of CMOS technology in the logic circuit, SRAM, and LDMOS are also addressed in chapter 1. Additionally, the overview of defect isolation and dopant profiling using SEPC, and techniques for dopant profiling are also summarized in chapter 1. In chapter 2, the experimental instruments, sample preparation methods, electrical and physical characterization techniques are presented. This chapter introduces the secondary electron in SEM, sample milling tool FIB, electrical measurement tool nano-probe system and AFM.

In chapter 3, the SEPC effect with varying primary electron beam energy is investigated.

A procedure is suggested to distinguish all node types in chip. Finally, this new procedure is applied in a real case and isolates defect successfully. Next, in chapter 4, the sample preparation methods for SEPC in dopant contrast inspection are examined. And a application of SEPC in p⁺/n-well junction leakage is presented. In chapter 5, this chapter investigates the use of SEPC with an *in-situ* nano-probe biasing to examine a silicon p⁺/n-well junction. The SEPC image is digitalized to elucidate the physics of diode. In Chapter 6, the mismatch mechanism in a current mirror was investigated using a SEM with *in-situ* nano-probe biasing.

In Chapter 7, we summarize the experimental results and give a conclusions and suggestions in future works.







Figure 1-1 Transistor counts of microprocessor (thousands) versus years. [1]







Figure 1-2 Logic technology node and transistor gate length over time. [2]






Figure 1-3 (a) Band gap diagram of p-type and n-type semiconductors. (b)

Band gap diagram of a p/n junction in thermal equilibrium. [7]




Figure 1-4 (a) The space charge distribution of a linearly-graded junction. (b) The electrical field of the junction. (c) The electrical potential of the junction. (d) The band diagram of the junction [7]




Figure 1-5 (a) The band diagram of a diode under thermal equilibrium. (b) The band diagram of a diode in forward bias condition. (c) The band diagram of a diode in reverse bias condition. [7]




Figure 1-6 The current voltage characteristics of the diode. [7].






Figure 1-7 (a) The radiation mechanism of a forward biasing diode. (b) The photon detection mechanism of reverse biasing diode. [8]





Figure 1-8 Schematic illustrates the cross-sectional structure of the CMOS technology.







Figure 1-9 (a) The circuit of a SRAM bit cell. (b) The layout pattern of a SRAM bit cell.






Figure 1-10 The cross-sectional structure of the lateral double diffused negative metal oxide semiconductors (LDNMOSs). [13]




Figure 1-11 The simulation result of electrical field above the unbiased SiC junction surface due to the built-in potential [32]




Figure 1-12 (a) SEPC image on a Si test structure. (b) SEM contrast profile. (c) SIMS depth profile. [27]




Figure 1-13 The difference of SE intensity between p region and n region as a function of bias voltage. [27]




Figure 1-14 Schematic illustrates the SCM operation principle. [36]






Figure 1-15 Schematic illustrates the KPFM operation principle. [37]







Figure 1-16 The SEPC images prepared by different methods (a) The cleaving result. (b) The polishing result. (c) The FIB milling result. (d) SEPC intensity curve across junction. [48]

Chapter 2

Techniques

2.1 Sample preparation process

2.1.1 Planar sample preparation

The purpose of sample preparation is to make the specimen ready for physical and electrical characterization through mechanical and chemical treatment. In this work, the specimen is an IC chip with one poly layer and five metal layers. Planar sample preparation is using mechanical polish method to approach the target layer. The specimen is polished to contact layer for electrical measurement by nano-probe system or AFM. The mechanical polishing tool used in this work is Allied Multiprep™ and its picture is shown in Figure 2-1(a) [52]. Figure 2-1(b) shows diamond films with different color to indicate different abrasive effect [52]. The diamond film is changed from coarse to fine for minimizing the scratch in specimen surface.

2.1.2 Cross section sample preparation

The Allied Multiprep™ is also can be used in cross-section sample preparation after changing the polish head. Figure 2-1(c) shows the polish head for corss-section sample preparation [52]. In this work, the specimen is prepared in cross-section for dopant profile inspection.

2.1.3 Chemical delayer and Ar sputtering

The disadvantage of mechanical polish method is that it generates a damaged layer on the specimen surface, hindering the SEPC inspection. Chee et al reported that the chemical solution containing 40% NH_4F can remove the oxide layer in Si surface and passivate the silicon surface [53]. Our study also confirms the BENEFIT effect of NH_4F treatment in SEPC inspection [54]. For active area inspection, using HF solution is the most effective way for dielectric layer removing. In this work, the HF solution is used to remove the oxide layer above the active layer. In addition to chemical treatment, the Ar sputtering is also used to minimize the damaged layer thickness resulting from mechanical polishing. The apparatus we used in this work is Gatan Model 693.

2.2 Material analysis

2.2.1 Scanning electron microscope (SEM)

SEM was a primary electron beam to scan the specimen surface and collects the ejected electron by detector. The SEM model in this work is Hitachi S4700, which using field emission gun in primary electron beam generation. The interactions of primary electron beam with specimen generates characteristic signals like secondary electrons (SE), backscattered electrons (BSE), Auger electrons, and X-ray, and as shown in Figure 2-2 [17]. Figure 2-3 shows the distribution of emitted electrons after the bombardment of primary electron beam. [24]. The secondary electron is the inelastic collision result between primary electron with

specimen and its energy is smaller than 50 eV. On the contrary, backscattered electron is result from the elastic collision and its energy is close to the primary electron energy. Since the secondary electron energy is small, its escape depth is close to the surface, about 37 nm [48]. Figure 2-4 shows the escape depth of Si diode with FIB sample preparation [48]. The spatial resolution of the SEM is determined by the probe size of SEM. The specification of S4800, the upgrade model of S4700, possesses a 2 nm spatial resolution at 1 keV [56].

Since the energy of SE is less than 50 eV and majorly distributes at 4 eV, making SEM contrast with high correlation to the specimen surface potential [24]. SEPC shows lower contrast with positive potential. The traditional SEPC uses the fixed primary electron energy at 1 keV to isolate the continuity failure in IC [23]. The source of specimen surface potential comes from surface charging after electron irradiation [24]. Figure 2-5 shows the schematic to illustrate the surface charging effect [24]. The SE yield (δ) is the division of emission electron number by injection electron number. $\delta > 1$ results in positive charging in the surface and negative charging when $\delta < 1$. Table 2-1 shows the δ and maximum primary electron energy E_{PE}^{m} for CMOS materials [24]. The traditional SEPC condition 1 keV will result a positive charging in the specimen. In this work, we uses $E_{PE}=5$ keV to make a negative charging in the specimen. The sample was polished to contact layer and irradiate by 1 keV and 5 keV electron beam, respectively. The SEPC images of contacts were recorded and a discussion is made to explain to contrast behavior. The second part of the thesis investigates SEPC with *in-situ*

nano-probe biasing to examine 2D dopant profile inspection. The dopant contrast is enhanced by nano-probe biasing and a series image process work is made to elucidate the physics of device.

The spatial resolution for SEPC is limited by the probe size of the inspection tool. Castell *et al* have suggested a 0.1 nm probe size of SEM for dopant mapping on the nanotechnology age [6]. In this work, the spatial resolution of S-4700 is about 2 nm. Recently Helium Ion Microscopy (HeIM) is a new tool with probe size that is as small as 0.25 nm. Jepson *et al* have reported SEPC mechanism in HeIM is similar to SEM [46, 47]. Their further inspections observed that the SEPC spatial resolution is improved in HeIM, making HeIM an ideal candidate for nano-scale dopant mapping in the future [46, 47].

2.2.2 Focused ion beam (FIB)

The operation of FIB is similar to SEM, which uses a focus ion beam to image the specimen instead of focused electron beam used in SEM. The interaction between ion beam and specimen also generates secondary electron and could be used to form an image. Additionally, the mass and momentum of ion is far more than electron, FIB will sputter the specimen surface and be a precision milling tool. The FIB apparatus used in this work is FEI DB235. Figure 2-6 shows the precise cross-sectioned milling capability of a FIB [56].

2.3 Electrical analysis

2.3.1 Nano-probe system

The nano-probe system is a transistor level electrical measurement tool. The nano-probe system in this work is DCG sProber, which equipped four positioners with 2 nm resolution of movement [57]. The sProber can be installed into the existing SEM and FIB for cost saving. As the transistor dimension going into nano-scale dimension, the major challenges of nano-probe system are the how small of tip size can be made and how many tip counts can be put in a small area. Figure 2-7(a) shows the DCG nProber which with 8 nano positioners [58]. Figure 2-7(b) is a SEM image from nProber, showing the 8 nano tips probe in the metal 1 layer of SRAM [58]. The tip radius is smaller than 50 nm [57]. The DCG's system also has anti-contamination function for offering a low resistance measurement [57].

The major application of a nano-probe system is to measure the electrical characteristic of a transistor. Because the transistors are covered by metal layers and passivation layer, the sample was polished to contact layer for electrical measurement. In this work, the nano tips probe on the contact to measure the I_d - V_g curve of the LDMOS. In addition, nano-probe was used to bias the n-well and p-well in a reverse bias condition, enhancing the SEPC effect in SEM. The missing dopant contrast is restored after the bias is triggered on the diode nodes, offering a new application of nano-probe system.

With the feasibility of operation, several new applications have been developed. Stallcup

proposed bitcell pulsing measurement method to isolate the defective transistor of the SRAM [58]. Other applications include using electron beam induced current (EBIC) to characterize the carrier life time and electron beam absorption current to isolate the continuity failure of backend metal layers [57]. However, the electron beam irradiation may cause transistor degradation and the primary electron beam energy should be as low as possible.

2.3.2 Conductive atomic force microscope (C-AFM)

AFM uses a tiny tip to scan the specimen surface and record the atomic force interaction between tip and specimen [59, 60], including electrostatic force, van der waals force, and magnetic force...[59, 60]. Since the AFM has the atomic scale resolution, the AFM is widely adopted to measure the electrical properties, magnetic properties, and topology information of the specimen. The operation modes of AFM have non-contact mode, contact mode, and tapping mode. Figure 2-8 shows the schematic to illustrate the operation principle of a C-AFM [61].

The model of AFM in this work is Veeco Innova. The Innova is a contact mode AFM which using a metal tip to measure the conductivity of specimen. The measuring current ranges from 2 pA to 1 μ A. In this work, C-AFM was used to isolate the leakage p⁺/n-well junction. The current map of C-AFM result indicates the leakage p⁺/n-well junction appeared in every alternative row. The misalignment of the p-well mask layer is identified as the root cause of leakage.

With high sensitivity in electrical measurement, C-AFM can be used to isolate high resistance issues and small leakage issues in CMOS technology. A four tips C-AFM system was also developed to measure the transistor's electrical characteristic. The benefit of transistor measurement by C-AFM is no damage of transistor due to the electron beam irradiation. However, without the assistance of SEM, the transistors' location is located by the scanning of tips. For soft material like copper, the scratch induced by the tip may initiate unwanted short path between metals, limiting the application in the metal layer probing.






Figure 2-1 (a) The polish mechine Allied Multiprep™. (b) Diamond films with colors to indicate different abrasive effect. (c) The polsih head for cross-section sample preparation. [52]




Figure 2-2 Schematic drawing indicates characteristic signal generated by interaction of primary electron beam and specimen. [17]




Figure 2-3 Schematic drawing shows the distribution of emitted electrons after the bombardment of primary electron beam. [24]




Figure 2-4 Schematic drawing shows the escape depth of silicon diode with FIB sample preparation. [48]





Figure 2-5 Secondary electron yield (δ) versus primary electron energy E_{PE} .

[24]



Material	δ^m	$E_{PE}^m(\text{eV})$
Si	0.9-1.1	250-300
Al	0.9-1.0	250-300
W	1.0-1.4	700
SiO₂	2.1-2.9	400

Table 2-1 The maximum secondary electron yield (δ^m) and maximum primary electron energy (E_{PE}^m) for CMOS materials. [24].






Figure 2-6 A cross-section FIB image after the precise milling by FIB. [56]



(a)



(b)




Figure 2-7 (a) DCG nProber with 8 nano positioners. (b) SEM image showing 8 nano tips probe in the metal 1 layer of SRAM bitcell. [58]




Figure 2-8 Schematic drawing shows the operation principle of C-AFM.

[61].

Chapter 3

SEPC in contacts by SEM primary electron energy adjustment

3.1 Introduction

With the assistance of electronic design automation (EDA) software and the demanding of chip functionality, the number of transistors in a VLSI chip can exceed billions. However, a tiny defect in a transistor can cause malfunction of the entire chip. An efficient fault isolation method is important to maintaining product with high yields and performance. The SEPC method is widely used to isolate connectivity failures and gate oxide ruptures in VLSI chips [22, 23]. The SEPC effect is correlated to the surface potential of the area of interest [20, 21]. For CMOS technology, four contact nodes are used—the n^+ /p-well node, p^+ /n-well node, poly gate node, and well node [15, 43]. The conventional SEPC method uses a low $E_{PE}=1$ keV [62, 14]. However, a low E_{PE} cannot distinguish between these four node types. For instance, the contrast between p^+ /n-well nodes and well nodes is with the same brightness under the low E_{PE} condition, indicating that traditional SEPC cannot detect p^+ /n-well junction leakage to wells. In this work, primary voltage adjustment is applied to overcome this limitation.

3.2 Experimental details

In this experiment, the sample is a functional SRAM manufactured using 0.15 μm technology. A p-type (100) Si wafer with 8–12 Ohm-cm resistivity was the substrate. The

sample was processed with the standard CMOS process up to the Metal 3 layer.

All SEM images were obtained with a Hitachi S4700 equipped with an ($E \times B$) filter. Figure 3-1 illustrates the $E \times B$ filter function. The typical SE energy was <50 eV [24]. The $E \times B$ filter removes the high-energy tail of the BSE and guides the SE to the upper detector to enhance the SEPC effect on Si. The SEM operating conditions were optimized for diode visualization. The SEPC image was obtained using an E_{PE} of 1 keV and 5 keV. The SRAM chip with normal function was fabricated and manually polished contact for SEPC inspection. Notably, a FIB from FEI DB235 was used for cross-sectional inspection.

3.3 Results and discussion

3.3.1 SEPC result by primary electron energy adjustment

Two functional SRAM samples were polished to contact layer and the SEM image was acquired with 1 keV and 5 keV E_{PE} , respectively. Figure 3-2 shows the SEM image with 1 keV E_{PE} . In this image, the contrast of the contact can be classified into three levels. The contrast of the polysilicon contact, n^+ /p-well contact, and p^+ /n-well contact shows the low contrast, moderate contrast and high contrast, respectively. Figure 3-3 shows the SEM image obtained with 5 keV E_{PE} . Contrast in the image also has three levels, but differs trend from that of Fig 3-2. The contrast of the polysilicon contact, n^+ /p-well contact, and p^+ /n-well contact shows the high contrast, low contrast and moderate contrast, respectively. Contrast with different E_{PE} values behaves differently.

The SEPC arises from different surface potentials after primary electron (PE) irradiation. The source of surface potential is the yield of the SE, which is not equal to that of the primary electrons. SE yield (δ) is the dividing of SE number by PE number. Figure 3-4 shows the tungsten SE yield (δ) as a function of E_{PE} [24]. The surface potential will be positive charging when the SE yield is larger than 1, and negative charging when the SE yield is < 1 . Based on Seiler's study, the tungsten surface will be positive charging at $E_{PE}=1$ keV and negative charging at $E_{PE}=5$ keV [24].

Figure 3-5(a) is a schematic showing the contrast behavior when E_{PE} is 1 keV. According to the traditional SEPC effect, when a sample was exposed to the 1 keV electron beam, a positive charge was generated on the sample surface. On a floating contact, such as a polysilicon contact, the positive charge remained on the surface, and reduced the number of SEs collected by the detector. Thus, the polysilicon contact has low contrast in the SEM image. For a positive charge, the p^+/n -well is forward biased, such that the positive charge can be discharged through the p^+/n -well to the substrate. Therefore, the p^+/n -well contact will be in a higher contrast. Conversely, the n^+/p -well is reverse biased for the positive charge. Thus, positive charges are seldom discharged through the n^+/p -well to the substrate and remain on the surface of the contact connected to the n^+/p -well, such that the contact on n^+/p -well will be lower contrast. For the grounded contact, the positive charge will be discharged to the substrate, and will not reduce the number of SEs collected by the detector. Thus, the grounded

contact is brighter than the floating contact in the SEM image.

Figure 3-5(b) shows a schematic explaining contrast behavior when E_{PE} is 5 keV. A negative charge will result on the sample surface (Fig. 3-3). Under this negative charging condition, the negative charge will be maintained on the polysilicon contact surface and the number of SEs collected by the detector will increase; the polysilicon contact is bright in the SEM image. For negative charging, the p^+/n -well is reverse biased, and the negative charge cannot be discharged easily through the p^+/n -well; thus, the p^+/n -well contact will have high contrast. The n^+/p -well contact is forward biased for the negative charge, such that the negative charge can be discharged through n^+/p -well to the substrate. The n^+/p -well contact will be low contrast in SEM image. For a grounded contact, the negative charge will be discharged to the ground and will not increase the number of SEs collected by the detector; thus, the grounded contact is darker than the floating contact in the SEM image.

Table 3-1 summarizes the contrast behavior of contacts under the 1 keV and 5 keV E_{PE} conditions. According to table 3-1, identifying the defective contact is easy when SEM images were acquired under both 1 keV and 5 keV.

3.3.2 Application of primary electron energy adjustment in defect isolation

The sample is a 0.15- μm SRAM chip that suffers a single bit failure. The sample is planar polished to Metal 1 layer for SEPC inspection to find any abnormality in the Metal 1

layer. Figure 3-6 shows the SEM image under 1 keV E_{PE} . However, no abnormality was identified in the SEM micrograph. Thus, E_{PE} was increased to 5 keV and another SEM micrograph was acquired, as shown in Fig. 3-7. One C-shaped Metal 1, which acts as the storage node of SRAM, is significantly brighter than the other C-shaped Metal 1. Thus, a cross-sectional inspection is performed by FIB, which reveals a porous n^+/p -well contact in the failing cell, as shown in Fig. 3-8.

The abnormal SEPC from this sample cannot be identified at $E_{PE}=1$ keV because three contacts are under Metal 1 layer: one connected to the p^+/n -well another connected to the n^+/p -well, and the last connected to polysilicon. When the sample is exposed to a 1 keV E_{PE} condition, positive charges were generated on the sample surface. According to the principle of SEPC described previously, positive charges can be discharged by the contact connected to the p^+/n -well. Thus, each Metal 1 can discharge its positive charges via its normal contact to the p^+/n -well and all Metal 1 SEPC would be normally bright. In this case, the defect was an open contact connected to the n^+/p -well. Therefore, one cannot detect this defect by $E_{PE}=1$ keV. Conversely, negative charges will be generated on the sample surface when the sample is exposed to $E_{PE}=5$ keV. Negative charges will be discharged by the normal n^+/p -well contact for all normal cells except the open contact. Thus, the negative charges were not discharged on abnormal cells, and would increase the number of SEs collected by the detector; thus, abnormal C-shaped Metal 1 was brighter than other metals. With the $E_{PE}=5$ keV condition,

this defect may be identified because high resistance located on n⁺/p-well contact cannot be identified when E_{PE}=1 keV.

3.4 Summary

In summary, the SEPC exhibits different contrast effects by adjusting the primary electron energy. The proposed SEPC procedure can distinguish between all contact types in an SRAM chip, overcoming the weakness of traditional SEPC. The SEPC images under varying primary electron energies were acquired experimentally and discussed. The surface-charging model explained the contrast behavior well. Finally, the proposed SEPC procedure was applied to isolate a porous n⁺/p-well contact, which cannot be found via the tradition SEPC method.






Figure 3-1 Sketch illustrates the function of $E \times B$ filter. Secondary electron (SE) is with low energy and could be guided to the upper detector by $E \times B$ filter..




Figure 3-2 The SEPC image of contacts from a 0.15 μm SRAM with 1 keV E_{PE}.




Figure 3-3 The SEPC image of contacts from a 0.15 μm SRAM with 5 keV

E_{PE}.




Figure 3-4 The schematic curve shows secondary electron yield (δ) as a function of E_{PE} for tungsten.[9]




Figure 3-5 (a)Schematic illustrates the SEPC effect under 1 keV E_{PE} .

(b)Schematic illustrates the SEPC effect under 5 keV E_{PE} .




Figure 3-6 The SEPC image of metal 1 from a 0.15 μm SRAM with 1 keV

E_{PE} .




Figure 3-7 The SEPC image of metal 1 from a 0.15 μm SRAM with 5 keV

E_{PE}.




Figure 3-8 The cross-section image shows porous contact in n⁺/p-well node by FIB sample preparation.

	n ⁺ /p-well	p ⁺ /n-well	Polysilicon gate	well
1 keV E _{PE}	Dark	Bright	Dark	Bright
5 keV E _{PE}	Dark	Bright	Bright	Dark

Table 3-1 Summary of the contrast behavior of contacts under the 1 keV and 5 keV E_{PE} conditions.



Chapter 4


Junction profiling and junction leakage isolation by SEPC

4.1 Introduction

Developments in microelectronic integrated circuit technology shrink transistor dimensions to increase device performance. The scaling down of semiconductor devices was initially achieved by simply reducing the physical width of the wells. The first issue related to downscaling the physical well width is controlling photomask alignment and dimension uniformity [44, 45]. Poor control can create unwanted leakage paths. Numerous reports have described how to inspect the distribution of implanted dopant profiles in junctions, for instance, chemical delineation uses nitric and fluoride acids to selectively etch the heavily doped areas [63]. However, this method has difficulty revealing the precise well profile due to low dosage of the dopants. In addition, wet etching methods are destructive, meaning that the doping area will be etched out permanently. Other methods such as secondary ion mass spectrometry and scanning capacitance microscope could work for dopant profile inspection, but they provide insufficient spatial resolution for small areas [64, 65].

In the chapter 3, author introduces a new SEPC procedure to isolate the defects happen in contact and metal layers. Recently, secondary electron potential contrast (SEPC) using

scanning electron microscope (SEM) also demonstrated a strong applicability to dopant profile imaging [26, 27]. The SEPC signals arise from differences in the built-in potential between different doping areas. Since this inspection method uses the built-in potential of a diode, it affords a non-destructive approach to doping inspection. Numerous publications have conducted studies on materials with wide energy bandgaps, such as SiC [32]; however, SEPC signal inspection is more difficult with silicon having a small band gap energy of 1.1 eV. The damaged layer generated by sample preparation method is also an important factor for dopant inspection. In this chapter, we study three methods of sample preparation and provide optimum condition for dopant inspection. Second we illustrate SEPC inspection of silicon p⁺/n-well junctions and also develops a dynamic trigger for isolating p⁺/n-well junction leakage.



4.2 Experimental details

A SE is generated by the inelastic collision between the primary electron beam and substrate. The energy of the SE is <50 eV and escape depth is <40 nm [48]. Kazmianm *et al.* demonstrated that the sample preparation procedure is a critical factor for dopant contrast [48]. Thus, before conducting the SEPC experiment, three different sample preparation methods are investigated. The experiment uses a Hitachi SEM S4700. With its good through-the-lens SE detector, the SE image contrast of different dopants is both sharp and clear. This study also utilized a standard SEM operating condition to view SEPC images using different methods.

That is, accelerating voltage is 1 keV and emission current is 15 uA. In this study, 0.22 μm and 0.15 μm logic chips were used as examples. Three methods were applied to prepare samples for dopant contrast inspection on doped silicon regions. These methods are manual polishing, Ar-sputtering, and wet solution etching. Significant contrast is clear on freshly cleaved doped silicon, and contrast is enhanced after a NH_4F chemical treatment [53]. This removes the oxide layer and passivates the surface by saturating dangling bonds with hydrogen [53]. The primary goal is to change the state of the silicon surface. Ammonium fluoride solution (5 grams of NH_4F crystals in 30ml water) was selected because it produces an atomically flat surface compared with aqueous HF acid, which is more commonly used [66]. In this study, bare silicon samples were dipped in NH_4F solution and inspected by SEM.

After the identification of the optimum sample preparation method, we adopted these experiences in a real case, in which a SRAM suffers high standby current failure. The specimen in this study was a static random access memory (SRAM) that was manufactured using 0.11 μm IC technology. A p-type (100) silicon wafer with a resistivity of 8–12 Ohm-cm served as the substrate. After shallow trench isolation (STI), phosphorous dopants were implanted with a dosage of 2.6×10^{13} ions-cm⁻² and an ion energy of 150 keV into the silicon wafer to form the p-well, while boron implantation was carried out to form a p-well region with a dosage of 3.0×10^{13} ions-cm⁻² and an ion energy of 160 keV. After the well formation process, p⁺-type source and drain regions were formed by boron implantation with a dosage of

1.5×10^{15} ions-cm⁻² and ion energy of 5 keV. Thermal activation at 1000°C for 5 s and metallization were carried out sequentially as formal procedures. The sample was plane polished to the contact layer for conductive atomic force microscope (C-AFM) measurements. The sample was manually polished to the cross section site of interest for cross sectional SEPC inspection. A Hitachi S4700, equipped with a through-the-lens $E \times B$ detector, was the major tool for SEPC inspection. An optimum SEM operation conditions were set to view the image of the diode. The secondary electron comes from an inelastic collision between the primary electron and the inner shell electron. The energy of the secondary electron is typically smaller than 50 eV. It is well known that the built-in potential of a diode can be expressed as a function of dopant concentrations:

$$V_{bi} = \frac{kT}{q} \times \ln\left(\frac{N_a N_d}{N_i^2}\right) \dots \dots \dots (1)$$

where k is the Boltzmann constant, T is the absolute temperature, q is the elementary charge, and N_a and N_d are the concentration of the acceptors and donors, respectively. N_i is the intrinsic carrier concentration of silicon. For silicon, the maximum built-in potential is equal to its band gap energy of 1.1 eV.

4.3 Results and discussion

4.3.1 Comparison of sample preparation methods for SEPC inspection

Manual polishing removes the layer above the silicon. An NH₄F dip is then the most

convenient and easy method for removing the rest of the layer on the silicon surface. However, identifying a precise position in a chip is difficult. Without careful inspection, over-polishing or under-polishing may lead to failed sample preparation. Further, the repeatability of manual polishing is poor. Figure 4-1 shows the manual polishing result.

After removing the layers above the doped silicon, Ar sputtering was used to change the state of the silicon surface. The Ar-sputtering uses a Gatan Model 693 to bombard the silicon surface, slightly damaging the implant region. This method produces the poorest SEPC results. Figure 4-2 only shows the n/p well contrast; implant details are not observed.

The final method uses HF acid to remove all layers above the silicon before dipping the specimen into the NH_4F solution to change the state of the silicon surface. The primary advantage of wet solution etching is convenience; that is, etching is easily performed and generates excellent results. However, the most important advantages are its large sample size and repeatability. Figure 4-3 shows the sample preparation result, in which n^+ , p^+ , n-well, and p-well is observed clearly. Table 4-1 summarizes the sample preparation result. Pure wet solution is with the best sample preparation result in dopant region, repeatability, and inspection area.

4.3.2 Junction leakage isolation by SEPC

After identification of sample preparation method, this work studies an SRAM high standby current failure due to junction leakage. Figure 4-4(a) depicts the electrical

characteristics of tip current versus substrate voltage for leaky and non-leaky p^+/n -well contact regions by C-AFM. The leaky contact suffered early breakdown in its reverse bias region. Figure 4-4(b) shows a current map of the SRAM chip under C-AFM. The map indicates that the contacts standing on the p^+/n -well exhibited abnormal leakage. The leaky contacts appeared in alternative rows. A misalignment during the manufacture of well region contacts was suspected to be the cause of the leakage.

Figure 4-5 shows a cross sectional SEPC inspection of the p^+/n -well region, and shows a clear and sharp interface between the p- and n-wells. The p-well image is bright, and the n-well is dark. In this case, the p-well was shifted a little to the right. In a properly aligned p^+/n -well region, the brighter image of the p^+ contact area would be situated on the darker n-well area. However, a p^+ contact region with a leaky contact on the left side is invisible because the leaky p^+/n -well has the same contrast as the n-well. No obvious interface was observed between the p^+ and n-well in the leaky area. In this study, the SEPC technology directly revealed evidence of p^+/n -well junction leakage originating from a short to the p^+ contact area, due to misalignment of the p-well. Applying a negative bias to the p-well region can extend the width of the depletion region between the n- and p-well—eliminating the leakage path from p^+ to the adjacent p-well and returning the electrical operation of the p^+/n -well junction to normal. Figure 4-6 shows the potential contrast when applying a bias of -1.8 V to the substrate. The image of the leaky p^+ junction reappeared, which means that the

p⁺/n-well will work normally—the negative bias eliminated the leakage path.

The formation of leaky paths due to the p-well misalignment, as well as the effect of negative bias trigger can be illustrated as follows. A misalignment of the p-well region to the right caused the p-type dopant to be implanted in the sidewall of the STI structure, producing a leakage path that passed through the p⁺ region to the STI sidewall. As shown in Fig. 4-7, the leakage path passed through the p⁺ contact region to the adjacent p-well. SEPC inspection conducted with a floating p-well substrate showed that the depletion width was small. Applying a negative bias of -1.8 V to the p-well increased the depletion area width and pinched off the leakage path from the p⁺ region to p-well, as shown in Fig. 4-8. Since this cut off the leakage path, the image of the leaky p⁺ region reappeared in the SEPC inspection. Therefore, the proposed *in situ* dynamic trigger effectively isolated the p⁺/n-well junction leakage, allowing the junction to operate normally.

4.4 Summaries

In summary, secondary electron potential contrast proves to be an excellent method for profiling 2D junctions of silicon devices—it can characterize the leakage mechanism in a p⁺/n-well junction. A misalignment of p-wells was identified as the root cause of junction leakage and, in this case, negative substrate biasing created an extended depletion width that eliminated the leakage path. The potential contrast of the leaky p⁺/n-well reappeared and normal operation returned. The experimental results demonstrate that *in-situ* biasing offers a

promising and effective approach to investigating device physics of a diode.






Figure 4-1 The SEPC image of the manual polishing result.





Figure 4-2 The SEPC image of the Ar sputter result.







Figure 4-3 The SEPC image of the wet etching result.



Method	Dopant contrast	Repeatability	Inspection area
Manual polish	Medium	Poor	Small
Ar sputter	Poor	Poor	Medium
Wet etching	Good	Good	Large

Table 4-1 Summaries of capability in dopant contrast, repeatability, and inspection area between sample preparation methods.






Figure 4-4 (a) Characteristics of tip current versus substrate voltage for the leaky and non-leaky P⁺/N-well contacts. (b) A current map of a SRAM chip under conductive atomic force microscope.




Figure 4-5 An SEPC image of the P^+/N -well diode with a floating substrate. The inset shown in the upper right corner is a schematic cross section. The P-well is shifted a little to the right. A P^+ region with a leaky contact on the left side is not observed, while the image of a non-leaky P^+ contact region on the right is observed clearly.




Figure 4-6 SEPC image of the P⁺/N-well diode with a substrate bias of -1.8V.

The inset is a schematic cross section. The previous missing image of P⁺ region with leaky contact is clearly seen.




Figure 4-7 Schematic to demonstrate leakage behavior of the P⁺/N-well diode with a floating substrate.




Figure 4-8 Schematic of a P⁺/N-well diode with a substrate bias of -1.8V to demonstrate an extended depletion region for eliminating the leakage path from P⁺ to the adjacent P-well.

Chapter 5

Junction profiling by SEPC with *in-situ* nano-probe biasing

5.1 Introduction

Semiconductor transistor performance is determined by the dopant distribution and concentration [5, 6]. The 2-D junction profile technique has become a vital issue when developing nano-scale devices. Many studies have been developed to investigate junction profile, include secondary ion mass spectrometry (SIMS) [65], chemical delineation [67, 68], scanning capacitance microscope (SCM) [64], Kelvin force probe microscope (KFPM) [37], and electron holography [38, 39]. Secondary ion mass spectrometry (SIMS) is extensively used to obtain dopant profiles with effective quantization. However, this method provides only 1-D information on specific test key structure [64, 65]. Chemical delineation using acid solutions can yield 2-D dopant profiles in the active region where the implant dosage is high [40, 69, 42]. This method, however, cannot easily inspect the dopant profile of a well region clearly because it uses low dopant dosage. SCM is another popular method for acquiring a 2-D dopant profile. A high-quality oxide layer must be grown on silicon wafers to enable a reliable quantitative measurement, increasing the complexity of the SCM. KFPM and electron holography depict the junction profile through surface potential mapping [37-39]. The KFPM uses a tiny probe to scan across the junction and gather the long range electrostatic potential

interaction between the probe and specimen surface [37]. Off-axis electron holography reconstructs the electrostatic potential distribution across a diode based on electron interference [38, 39].

Recently, researchers have proposed the use of secondary electron potential contrast (SEPC) to inspect junction profile, with a sensitivity from 10^{16} to 10^{20} cm^{-3} and a spatial resolution of 10 nm [26, 27, 49, 70, 71]. Since 1967, researchers have been investigating the mechanism of dopant contrast in scanning electron microscope (SEM). Various groups of researchers have studied factors that influence of dopant contrast; each group has proposed its own proposal. For example, Pervoaić *et al.* and Turan *et al.* proposed that surface potential determines secondary electron emission rate [29, 30]. Sealy *et al.* proposed that a three-dimensional field outside the specimen is a major factor in dopant contrast [31]. Hsiao *et al.* studied strain effects in dopant contrast enhancement [33]. Elliott *et al.* and Venables *et al.* reported that the SEPC profile of a p^+/n -well junction shows a linear relationship with the logarithm of the SIMS depth profile [26, 27]. Elliott's study on a biased junction found that the SEPC intensity is proportional to the built-in voltage [27]. However, when the device of interest has nano-scale dimensions, spatial resolution, site-specific analytical capability and SEPC signal enhancement are the three most important issues in SEPC method [44, 45]. Jepson *et al.* observed that the SEPC spatial resolution is improved in helium ion microscopy (HeIM), in which a probe size as small as 0.25 nm can be used, making HeIM an ideal

candidate for nano-scale dopant mapping in the future [46, 47]. Kazemian *et al.* proposed the preparation of a sample using a focused ion beam (FIB) to meet the requirements for site-specific analysis [48].

Even though the above studies show that SEPC is a promising technique for junction profiling. However, applications of SEPC in junction profiling of actual circuits are rarely reported, probably because SEPC is difficult to observe in site-specific locations due to the reduced SEPC signals under standard SEM conditions. Sealy *et al.* suggested that surface band bending on a cleaved diode will reduce the dopant contrast [31]. Recent site-specific studies suggest that FIB sample preparation may indeed facilitate dopant contrast inspection [48]. During sample preparation, however, damage to the surface layer can reportedly reduce dopant contrast [48]. Additionally, the SEPC signal arises from the built-in potential across the diode. The drop in SEPC signal reduction is expected to be even worse for semiconductors with a smaller bandgap energy. In the worst case, SEPC cannot be observed by SEM imaging [50]. Hence, this study fills the gap in the literature by investigating solutions for enhancing dopant contrast by *in situ* bias of the diode with nano-probe tips. The specific aims of this report are (a) to enhance dopant contrast with nano-probe assistance, (b) to link the image contrast to a voltage scale, and (c) to elucidate theoretical assumptions about the device physics. The proposed solution may also serve as a basis for further studies of SEPC mechanisms with static triggers. The simplicity of the method should enable

widespread adoption in dopant profile inspection.

5.2 Experimental details

In this experiment, a static random access memory (SRAM) cell was manufactured for junction study. The experimental specimen was a functional static random access memory (SRAM) module manufactured with 90 nm IC technology. A p-type (100) silicon wafer with 8-12 Ohm-cm resistivity served as the substrate. After patterning the active area, implantation procedures were performed to form the well regions and the plus regions. Thermal activation at 1000°C for 5 s and metallization were carried out sequentially as formal procedures. A SRAM chip with normal function was fabricated and manually polished to enable cross-sectional observation of the site of interest by SEM.

All SEM images in this paper were obtained with a Hitachi S4800 equipped with an $E \times B$ filter. The $E \times B$ filter removes the high energy tail of the backscattered electron (BSE) and guides SE to the upper detector to enhance the SEPC effect on the silicon. The SEM operating conditions were optimized for visualizing the diode. The SEPC image was obtained using an accelerating energy of 1 keV and a working distance of 6 mm. Although the SEPC image was enhanced by the $E \times B$ detector, surface band bending and damaged surface layer could reduce SEPC and limit its application in real circuit. To minimize the contrast reduction effect from these factors, a nano-probe system was installed in the SEM chamber. The junction condition was reverse biased with a four-micromanipulator nano-probe system mounted to the Hitachi

S4800 stage. The nano-probe tip had a 50 nm radius and could probe any node found in the SEM image. Figure 5-1 illustrates a single probe biasing proposal applying on a partial cross section of the SRAM chip to schematically illustrate the SEPC inspection procedure. Three p^+/n -well junctions, two polycrystalline Si gates, and a nano-probe tip probe in the middle of a p^+/n -well node are shown in the Fig. 5-1. The middle p^+/n -well node serves as a Vss node of SRAM and connects to n-well through metal routing. The other two p^+/n -well nodes serve as the drain node of SRAM. The middle p^+/n -well junction was electrically biased with a trigger voltage 1 V. The p-substrate was kept on the ground state. The colors of the left and right p^+/n -well junctions and p-substrate illustrate the dopant contrast after electricity was biased. Figure 5-2 shows a partial cross-section of the SRAM chip with a pair of nanoprobings tips was inserted on the right-most p^+/n -well junction, in which an green color represents the SEPC signal when the probe tips were electrically biased with a trigger voltage of -1 V on the p^+ side and 0 V on the n-well side.

5.3 Results and discussion

5.3.1 p^+/n -well Junction Profile with Single Nano-probe Biasing

Figure 5-3 shows an SEM image that corresponds to Fig. 5-1, in which nano-probe tip applied to the middle p^+/n -well node with positive 1 V and the p-substrate with ground. Because the middle p^+/n -well node, served as a Vss node of SRAM, was connected with the n-well through a metal layer, the surface potential of the n-well will also be in positive 1 V.

Figure 5-3 shows brightness contrast in the p-substrate and p⁺ region, the n-well region shows a darkness contrast. Figure 5-4 is a magnification of the SEPC image shown in Fig. 5-3. Two poly silicon gates and three p⁺/n-well junctions are visible. The left and right p⁺/n-well junctions show brightness contrast. The figure clearly shows not only the p⁺/n-well, but also the lightly-doped drain region (p⁻ region). This confirmed the good spatial resolution of the SEPC method. Contrast is low in the middle p⁺/n-well junction since it acts as a V_{ss} node of the SRAM and is connected with the n-well region with positive 1 V. In experiment, doping contrast could not be observed before the electricity biasing. The doping contrast was restored when the electricity was triggered in the junction, which indicates that SEPC is affected by the surface potential of the specimen.

5.3.2 p⁺/n-well Junction Profile with Two Nano-probes Biasing

On the behalf of the nano-probe system, the p⁺/n-well junction nodes could be applied in a reverse biased condition with two nano-probes. Figure 5-5 shows the SEM image that corresponds to Fig. 5-2. An SEPC signal is clearly observed on the right-most p⁺/n-well junction when the probe tips were electrically biased with a trigger voltage of -1V on the p⁺ side and 0V on the n-well side. In contrast, no SEPC signal is observed at the other two pairs of p⁺/n-well junctions that were not probed by the nano tips in Fig. 5-2. This result is attributable to the fact that a semiconductor junction with a small energy bandgap cannot easily be examined using the standard SEPC approach. Moreover, the method that is

presented in this work provides a good spatial resolution, even for an image of a lightly-doped drain region (p^- region).

5.3.3 Digital Image Processing of SEPC Image

To further elucidate device physics, a series of data analyses of p^+/n -well intensity profile was performed. A p^+/n -well junction consists of three regions a p^+ region, a depletion region and a well region. The p^+ and n -well regions are maintained at a steady voltage because their resistivity is lower than that of with the depletion region, and most of the reversed voltage is across the depletion region. Elliott *et al.* found that the SEPC intensity of a sample is proportional to the potential of the silicon surface [27]. Therefore, the image intensity simply reflects the potential of the sample, to which it is proportional. To obtain more information on the physics of the device, the image processing in Fig. 5-5 was applied. Figure 5-6 presents the intensity profile of the p^+/n -well junction that is obtained by a series of image processing procedures. The inset in Fig. 5-6 shows a highlighted vertical red line represents the location used for intensity profile extraction. Every point in the intensity profile is an average over a point and its four adjacent points. Three regions are indicated in Fig. 5-6. In the p^+ region, the rapid drop in the intensity reflects the contact that makes with the tungsten plug. It is followed by a steady brightness region. with an intensity of 3.6×10^4 . Thereafter, the intensity decreases gradually, representing the depletion region of the p^+/n -well junction. Finally, a steady intensity of 1.5×10^4 is observed, representing the well

region. Device physics illustrate two stable voltage levels on the p^+ and n-well sides of a biased p^+ /n-well diode, and most of the voltage drop occurs in the depletion region. Therefore, the two stable contrast regions represent the p^+ and n-well regions, and the gradually declining contrast represents depletion region, which is consistent with device physics. The depth of the p^+ region and depletion region were measured to be 80 nm and 100 nm, respectively, closely matching the designed depth. The pink curve in the Fig. 5-6 represents the polynomial regression fit result under the neglecting of the silicide region. Elliot *et al.* reported that the SEPC intensity in a biased silicon diode is proportional to the built-in voltage, which indicates that the image intensity reflects the surface potential of the specimen [27]. So the polynomial regression fit curve in the Fig. 5-6 was converted proportionally into voltage scale, in which the p^+ region and n-well region are set in -1 V and 0 V, respectively. Figure 5-7 shows the surface potential profile of the p^+ /n-well junction after conversion. The electrical field curve could be deduced by the first derivative of the surface potential curve. The electrical junction is located on the maximum point of the minus sign of electrical field. The measurement data show the depth of electrical junction is 123 nm. The proposed method successfully used SEPC to identify the depletion region and the electrical junction. The SEPC was used as a voltage mapping tool instead of matching it with carrier concentration as in previous works.

After completing the one-dimensional (1-D) intensity profile analysis work, 2-D image processing was performed. Depending on the intensity level of the p^+ region and the definition

in the depletion region and well region, three different colors were used: the p^+ region, depletion region and well region were indicated in red, green, and blue, respectively. Figure 5-8 shows that the upper and lower lines of the depletion region are two parallel curves as in an actual depletion region, and the profile of the p^+ region is as expected. The convex area on the left side of the p^+ region is the p^- region. A 15 nm gap between the p^+ region and the poly silicon gate is also clearly visible in Fig. 5-8. The length of the gap is a crucial data when determining the source/drain resistance of the transistor and has not been addressed until now.

5.3.4 Comparison with Silvaco Simulation Result

SIMS is an excellent tool for analyzing dopant depth profile on specific test key structure. In the lack of adequate 2-D dopant profiling method, some semiconductor manufacturing companies use SIMS depth profile to calibrate 2-D technology computer-aided design (TCAD) process simulator. Figure 5-9 shows the 2-D voltage distribution for a biased p^+/n -well junction obtained using the Silvaco TCAD process simulator, which calibrated by SIMS depth profile. The accuracy of the SEPC method has been compared against the Silvaco TCAD process simulator, which calibrated by SIMS depth profile with the assumption of 100% activation ratio. Table 5-1 summarizes the measurements of the SEPC method and Silvaco TCAD process simulator. The results of the simulation show that the depletion width, electrical junction depth and gap length between p^+ region and poly silicon gate are 100nm, 138 nm and 10 nm, respectively. The table indicates that the TCAD simulation shows a strong

p type (p^+ and p^-) dopant diffusion behavior than the SEPC method. The discrepancy between the SEPC result and simulation results could be caused by the calibration flow, in which the assumption of activation ratio is 100%. These results reveal the inadequacy of the simulator calibration flow, in which characterization is based on SIMS depth profile.

5.3.5 n^+ /p-well Junction Profile with two Nano-probes Biasing

The experimental results confirm that the *in-situ* nano-probe system is a promising tool for inspecting p^+ /n-well and n-well/p-well junctions. Figure 5-10 is an SEPC image of an n^+ /p-well obtained in the current study. Since the two probe tips on two n^+ contacts had a positive 1 V, the substrate was kept at 0 V to ensure that the n^+ /p-well junction was biased under a reverse condition. The SEM images show that contrast in the n^+ /p-well junction appeared when electricity was triggered. The n^+ /p-well junction without a nano-probe tip showed no SEPC signal. However the contrast and image resolution of the n^+ /p-well junction were inferior to those in the p^+ /n-well. Venables *et al.* reported that n^+ region depth is abnormally deep and bulk electric field could be the reason hindering the SEPC inspection [26].

5.4 Summary

To conclude, the nano-probe and SEPC effectively characterized the p^+ /n-well junction and confirmed that *in-situ* biasing is a promising method for junction profiling in an actual SRAM chip. The method could be used to maintain the junction in a stable voltage condition

in order to eliminate contrast reduction resulting from surface band bending and damaged surface layer. The results indicate that contrast depends mainly on the surface potential of the specimen.

Regarding qualitative junction profile inspection, the findings are also consistent with the above empirical studies. However, unlike previous studies that tried to link contrast with dopant concentration, this study is the first to link contrast with surface potential. A gradual decrease in contrast in the depletion region was observed in the reverse bias p^+/n -well junction. The depth of electrical junction was identified after conversion image intensity to voltage scale. In the two-dimensional dopant profile analysis, the proposed method also showed sufficient spatial resolution to identify the p^- region. Finally, a 15 nm gap between p^+ region and poly silicon gate was successfully identified. None of these results have been reported until now.

Although the method effectively characterized the p^+/n -well junction, the image contrast and spatial resolution in the n^+/p -well junction are inferior to those in p^+/n -well junction. Further studies of n^+/p -well junctions are needed to obtain a complete contrast mechanism for SEPC. Before that the findings of this study can be used to develop an efficient junction profiling procedure for use in qualitative inspection. The findings are also applicable to other solid state diodes such as solar cells and light emitting diodes. Future studies may consider the use of SEPC as a routine monitoring method during the fabrication process.




Fig. 5-1 A partial cross-section of the SRAM chip schematically illustrates the SEPC inspection; three p^+/n -well junctions, two polycrystalline Si gates, and a nano-probe tip are shown. The middle p^+/n -well junction was electrically biased with a trigger voltage 1 V. The p-substrate was kept on the ground state. The colors of the left and right p^+/n -well junctions and p-substrate illustrate the dopant contrast after electricity was biased.




Fig. 5-2 A partial cross-section of the SRAM chip to illustrate the SEPC inspection; three p^+/n -well junctions and two polycrystalline Si gates are shown. A pair of nanoprobings tips was inserted on the right-most p^+/n -well junction, in which a green color represents the SEPC signal when the probe tips were electrically biased with a trigger voltage of -1 V on the p^+ side and 0V on the n-well side.




Fig. 5-3 The SEM image corresponds to Fig. 6-1, in which nano-probe tip applied to the middle p⁺/n-well node with positive 1 V and the p-substrate with ground. Dopant contrast is clearly observed with the p-substrate and p⁺ region providing the brightness contrast and the n-well providing the darkness contrast.




Fig. 5-4 A magnified SEM image of the image shown in Fig. 6-3, two poly silicon gates and three p^+/n -well junctions are visible. The left and right p^+/n -well junctions show brightness contrast. The figure clearly shows not only the p^+/n -well, but also the lightly-doped drain region (p^- region).




Fig. 5-5 The SEM image corresponds to Fig. 6-2. An SEPC signal is clearly observed on the right-most p⁺/n-well junction when the probe tips were electrically biased with a trigger voltage of -1V on the p⁺ side and 0V on the n-well side. In contrast, no SEPC signal is observed at the other two pairs of p⁺/n-well junctions that were not probed by the nano tips in the figure. The corresponding schematic cross section is shown in the inset of this figure.




Fig. 5-6 The intensity profile of a biased p⁺/n-well diode with a trigger voltage -1 V on the p⁺ node and 0 V on the n-well node. Intensity curve was grouped into three regions, p⁺ region, depletion region, and n-well region. The pink curve represents the polynomial regression fit result with n=6. The intensity profile of p⁺/n-well junction after applied a series of image processing procedures. The corresponding image is shown in the inset of this figure. The depth of P⁺ region and depletion region were measured and its value is 80 nm and 100 nm, respectively.




Fig. 5-7 The polynomial regression fit curve in the Fig. 6-7 was converted proportionally into voltage scale. The p^+ region and n-well region are set in -1 V and 0 V, respectively. The electrical field curve is deduced by the first derivative of the surface potential curve. The depth of the electrical junction is located on the maximum point of the minus sign of electrical field curve and its value is 123 nm.




Fig. 5-8 The 2-D image processing result. The p⁺ region, depletion region and well region were indicated in red, green, and blue, respectively. The gap length between the depletion region and the poly silicon gate is 15 nm.




Fig. 5-9 The voltage distribution map of p^+/n -well junction, simulated by device simulator Silvaco TCAD as set by a voltage of -1V on the P^+ side and 0V on the N-well side, respectively. Simulation result shows the electrical depth and the depletion width is 138 nm and 120 nm, respectively.

	Depletion width (nm)	Electrical junction depth (nm)	Gap length between p+ region and poly silicon gate (nm)
SEPC meathod	100	123	15
TCAD simulation	120	138	10
Variations	-16%	-11%	+50%

Table 5-1. The measurements of the depletion width, electrical junction, and gap length between p+ region and poly silicon gate by SEPC method and TCAD simulation.






Fig. 5-10 A n^+/p -well junction SEM image in which nano-probe tips were electrically biased with 1 V on the n^+ node and 0 V on the p -well node. The SEM images show that contrast in the n^+/p -well junction appeared when electricity was triggered. The n^+/p -well junction without a nano-probe tip showed no SEPC signal. However the contrast and image resolution of the n^+/p -well junction were inferior to those in the p^+/n -well.

Chapter 6

Inspection of current mirror mismatch by SEPC with in-situ nano-probe biasing

6.1 Introduction

Lateral double diffused metal oxide semiconductors (LDMOS) are widely used to reduce costs and increase flexibility in high voltage and high current applications, e.g., Power management IC, motor drivers, and class-D amplifiers [11-13]. The channel length plays an important role in determining device performance. The channel length of an LDMOS is controlled by the physical location of the active area, the poly-silicon gate, the n-Well and the p-Well. Poor control of the photomask alignment and the dimensions of these four layers will result in a channel length deviation and thus interfere with device performance. At worst, device performance variation will result in failure and failure analysis should be conducted for yield enhancement. The physical location of the active area and the poly-silicon gate can easily be inspected by a scanning electron microscope (SEM). However, the p-well and n-well implantation areas need additional delineation procedures for SEM inspection. Recently, secondary electron potential contrast (SEPC) in SEM has emerged as a quantitative tool for dopant profile inspection, with sensitivity ranging from 10^{16} to 10^{20} cm^{-3} and a spatial resolution of 10 nm [26, 27, 49]. The SEPC signals arise from differences in the built-in potential between different doping areas. Researchers have conducted studies on materials

with wide energy band gaps, such as SiC [32, 72, 73]. However, the SEPC signal inspection using silicon is more difficult given silicon's small (1.1 eV) band gap. In addition, an amorphous layer generated in the sample preparation process will also reduce the SEPC in SEM [48]. All these effects will hinder the SEPC application in the dopant area inspection. We use *in-situ* nano-probing to apply a DC bias to the p-well/n-well nodes to intensify the SEPC signal. The proposed method successfully identifies p-well misalignment as the root cause of channel length variation.

6.2 Experimental details

The sample used in this study is a power management chip fabricated using 0.6 μm LDPMOS technology, which suffers an abnormally-high shut down current in wafer level testing [11-13]. The designer suspected that this abnormality was initiated by a mismatch of the current mirror. Two LDPMOS transistors were designed with the same physical dimensions for current mirror application in the chip. Figure 6-1(a) is the pattern layout of the current mirror. Figure 6-1(b) is a schematic which illustrates the device cross section with two LDPMOS transistors built in a back-to-back MOS layout. The left LDPMOS is the master transistor and the right LDPMOS is the slave transistor. In the cross section, the p-well was used as the extended drain side to sustain high power and n-well was formed as the body site of the device. The channel length (L_{channel}) is the overlap area of the n-well and the poly gate, which is controlled by the physical location of the active area, the poly gate, the n-well and

the p-well. To verify the mismatch, two samples, one bad die and one good die, were manually polished to the contact layer for electrical performance characterization. A Zyvex nanoprobing system with four micromanipulators was used to measure the transistors, which were mounted on the stage of an SEM Leo 1530. Following the electrical measurement, the sample was immersed in an HF solution to remove the dielectric oxide exposing the active area of the sample. The sample was then put into the SEM chamber to inspect the plane-view dopant area. The nano-probing tips probed the n-well and p-well regions with electrical biases in of 5V and 0V in the n-well and p-well, respectively. Optimum SEM operation conditions were set to view the SEPC image.

6.3 Results and discussion

Figure 6-2(a) depicts drain current (I_d) as a function of drain voltage (V_d) at gate voltage (V_g) = -5V with the master and slave LDPMOS from the bad die. The saturation currents (I_{dsat}) of the master LDPMOS and slave LDPMOS are 93 μ A and 145 μ A, respectively. Fig. 6-2(b) depicts drain current I_d as a function of V_d at $V_g = -5V$ with the master and slave LDPMOS from the good die. The I_{dsat} current of the master LDPMOS and slave LDPMOS are 116 μ A and 134 μ A, respectively. The LDPMOS pair from the bad die shows an obvious I_{dsat} mismatch of 52 μ A in comparison to a I_{dsat} mismatch of 18 μ A from the good die. The obvious I_{dsat} mismatch from the bad die was most likely caused by a misalignment during the processing of the P-well region, and could be the original cause of the failure.

Figure 6-3(a) is a plane-view SEM image with three nano-probing tips probing the n-well and the p-well region without electricity bias. The image shows no dopant area information. Figure 6-3(b) is an SEM image in which nano-probing tips were electrically biased with 5 V on the n-well region and 0 V on the p-well region. Dopant area is visible in the image, with the p-well region providing the brightness contrast and the n-well providing the darkness contrast. The proposed *in-situ* nano-probing method exhibited a very good dopant contrast enhancement effect, and has great practical applications in a real circuit. Figure 6-3(b) also indicates that the p-well is misaligned with the active area layer.

The formation of leaky paths due to the p-well misalignment, Since 1960, researchers have been investigating the mechanism of dopant contrast in SEM. Several studies reported that the 1-D SEPC profile of a boron-doped p⁺/n-well shows a linear relationship with the logarithm of the Secondary Ion Mass Spectrometry depth profile [26, 27]. Elliott's study on a biased junction found that the SEPC intensity is proportional to the built-in voltage of the silicon surface [27]. Venables and Maher reported same intensity contour level corresponding to the same doping concentration [26]. For a biased junction in this study, the points in the same intensity contour level, for example 50% intensity contour, should correspond to the same doping concentration and surface voltage. So this 50% intensity contour line indicates a line with same doping concentration and could be used for misalignment measurement. To quantitatively measure the misalignment, the intensity contours resulting from the image of

Fig. 6-3(b) are shown in Fig. 6-4. Point A highlighted in Fig. 6-4 represents the center point of the active area layer. Point B and C in Fig. 6-4 represent the 50% intensity level of the left p-well and the right p-well, respectively. The distances between point B and point A, and between point C and point A are 6.2 μm and 5.4 μm , respectively. The misalignment value between the active layer and p-well layer can be expressed as the following equation:

$$\text{Misalignment Value} = \frac{\overline{AB} - \overline{AC}}{2} \quad (1)$$

The calculation shows that the misalignment of the active area layer and the p-well layer is 0.4 μm . A designed p-well layer misalignment experiment split also confirmed that a misalignment greater than 0.4 μm will induce a high shut down current in the chip.

6.4 Summary

In summary, the present study used SEM and nano-probing to investigate the mismatch mechanism of a current mirror. A 52 μA mismatch of the saturation current between the master LDPMOS and the slave LDPMOS was characterized by a nano-probing system. Furthermore, a novel combination of SEM and nano-probing was proposed to inspect the dopant area, and successfully identified a 0.4 μm misalignment between the active area layer and the p-well layer. This misalignment contributed to the mismatch of the current mirror and induced an abnormal shut down current in the chip. The proposed method can maintain stable voltage conditions in the junction, and thus facilitating dopant area inspection in SEM. The present study contributes to the development of an efficient method of inspecting dopant areas

in real circuits.






Figure 6-1 (a) The pattern layout of the current mirror. (b) The schematic of a current mirror consisting of two LDPMOS transistors.




Figure 6-2 (a) The electrical characteristics (I_d - V_d) of the master and slave LDPMOS from the bad die at $V_g = -5$ V. (b) The electrical characteristics (I_d - V_d) of the master and slave LDPMOS from the good die at $V_g = -5$ V. The LDPMOS pair from the bad die shows an obvious I_{dsat} mismatch of 52 μA in comparison to a I_{dsat} mismatch of 18 μA from the good die.




Figure 6-3 (a) The plane-view SEM image with three nano-probing tips probing the N-well and the P-well region without electricity bias. The image shows no dopant area information. (b) The SEM image in which nano-probing tips were electrically biased with 5 V on the N-well region and 0 V on the P-well region. Dopant area is visible in the image, with the P-well region providing the brightness contrast and the N-well providing the darkness contrast.




Figure 6-4 The intensity contours result from the image of Fig. 7-3(b). The misalignment between the active area to the P-well layer is $0.4 \mu\text{m}$.

Chapter 7

Summary and Future Works

7.1 Summary

The application of SEPC in defect isolation and dopant profiling attracts great attentions in recent year. However, there are still many issues existing in tradition SEPC, e.g., the limited defect types and reduction of dopant contrast. In this study, the SEPC mechanism in contact and Si surface has been discussed. Improvement methods for SEPC are also proposed to extent the application in defect isolation and dopant profiling.

We study the SEPC effect through primary electron energy adjustment. The traditional SEPC suggested a fixed primary electron energy, 1 keV, to isolates defect in contacts. However, the 1 keV can not distinguish all kinds of contacts. We adopted 5 keV primary electron energy to reverse the specimen surface charging from positive charging to negative charging, resulting a different SEPC effect. A procedure is suggested to distinguish all contact types in chip. Finally, this new procedure is applied in a real case and isolates defect successfully.

The sample preparation procedure and application of SEPC in dopant contrast are presented. SEPC technology was used to inspect p^+/n -well junction leakage arising from p -well misalignment in a static random access memory cell. Combining SEPC with SEM observations allows direct identification of the junction shift. Furthermore, a negative bias

applied to the p-well can create a wider depletion region and eliminate the leakage path in p⁺/n-well contacts, allowing the p⁺/n-well to operate normally. This proposed bias trigger method extends the conventional SEPC approach to investigating device physics with a dynamic scope.

Furthermore, we investigate the use of SEPC with an *in-situ* nano-probe biasing to examine silicon junctions. Experimental results demonstrate that applying a bias to the p⁺/n-well junction nodes can intensify the SEPC signal. The SEPC image is digitalized and quantified for conversion of image contrast to voltage scale, allowing the depletion region and the electrical junction to be identified. The overlap length between the polysilicon gate and the p⁺ region is also depicted by two-dimensional (2-D) imaging. The proposed method can maintain stable voltage conditions in the junction, facilitating inspection of the dopant area by SEM, potentially contributing to the development of an efficient method for examining dopant areas in real circuits. Experimental results also confirm its potential application for increasing sample preparation rates in site-specific junction inspection.

Finally, the mismatch mechanism in a current mirror consisting of LDPMOS technology was investigated using a SEM with *in-situ* nano-probe biasing. The electrical measurement found a 52 μ A saturation current mismatch between the LDPMOS transistors. Furthermore, the proposed inspection successfully identified a 0.4 μ m p-well layer misalignment, which is the cause of the mismatch. This study demonstrates that an *in-situ* nano-probe system is a

powerful tool for enhancing p-well dopant contrast in SEM, analyzing site-specific failures, and studying device physics under a dynamic scope.

7.2 Future works

Although we have taken a thorough investigation of SEPC effect in contacts with varying E_{PE} , the contrast of contacts is characterized qualitatively only. A suggested future work is the developing of quantization process in contrast, which may be useful in identification of low leakage and high resistance defects.

According to the finding in chapter 6, the p^+/n -well junction has been effectively characterized in the proposed method. However, the image contrast and spatial resolution in the n^+/p -well junction are inferior to those in p^+/n -well junction. In future studies, however, the emphasis should be placed on attempting to studies of n^+/p -well junctions for obtaining a complete contrast mechanism for SEPC. Finally, according to the future trends in transistor scaling, one other future work is to apply the proposed in-situ biasing in HeIM, in which a probe size as small as 0.25 nm can be used, realizing HeIM an ideal candidate for nano-scale dopant mapping in the future.

References

- [1] J. G. Koomey, S. Berard, M. Sanchez, and H. Wong, "Implications of Historical Trends in the Electrical Efficiency of Computing," *Annals of the History of Computing, IEEE*, vol. 33, pp. 46-54, 2011.
- [2] S. E. Thompson and S. Parthasarathy, "Moore's law: the future of Si microelectronics," *Materials Today*, vol. 9, pp. 20-25, 2006.
- [3] www.intel.com
- [4] A. Asenov, S. Kaya, and A. R. Brown, "Intrinsic parameter fluctuations in decananometer MOSFETs introduced by gate line edge roughness," *Electron Devices, IEEE Transactions on*, vol. 50, pp. 1254-1260, 2003.
- [5] E. M. Vogel, "Technology and metrology of new electronic materials and devices," *Nature Nanotechnology*, vol. 2, pp. 25-32, 2007.
- [6] M. R. Castell, D. A. Muller, and P. M. Voyles, "Dopant mapping for the nanotechnology age," *Nature Materials*, vol. 2, pp. 129-144, 2003.
- [7] S. M. Sze, *Semiconductor devices, physics and technology*. New York: Wiley, 1985.
- [8] B. E. A. Saleh and M. C. Teich, *Fundamentals of photonics*, 2nd ed. Hoboken, N.J.: Wiley-Interscience, 2007.
- [9] C. Kuan-Lun, C. C. Wu, Y. P. Wang, D. W. Lin, C. M. Chu, Y. Y. Tarn, S. Y. Lu, S. J. Yang, M. H. Hsieh, C. M. Liu, S. P. Fu, J. H. Chen, C. T. Lin, W. Y. Lien, H. Y. Huang, P. W. Wang, H. H. Lin, D. Y. Lee, M. J. Huang, C. F. Nieh, L. T. Lin, C. C. Chen, W. Chang, Y. H. Chiu, M. Y. Wang, C. H. Yeh, F. C. Chen, Y. H. Chang, S. C. Wang, H. C. Hsieh, M. D. Lei, K. Goto, H. J. Tao, M. Cao, H. C. Tuan, C. H. Diaz, Y. J. Mii, and C. M. Wu, "A highly scaled, high performance 45 nm bulk logic CMOS technology with 0.242 μm SRAM cell," in *Electron Devices Meeting, 2007*.

IEDM 2007. IEEE International, 2007, pp. 243-246.

- [10] J. H. Lee, Y. S. Huang, and D. H. Su, "Wafer-level failure analysis process flow," *Electronic Device Failure Analysis*, vol. 12, pp. 4-11, 2010.
- [11] J. F. Chen, T. Kuen-Shiuan, C. Shiang-Yu, W. Kuo-Ming, and C. M. Liu, "On-Resistance Degradation Induced by Hot-Carrier Injection in LDMOS Transistors With STI in the Drift Region," *Electron Device Letters, IEEE*, vol. 29, pp. 1071-1073, 2008.
- [12] C. Chih-Chang, J. F. Lin, W. Tahui, T. H. Hsieh, J. T. Tzeng, Y. C. Jong, R. S. Liou, S. C. Pan, and S. L. Hsu, "Physics and Characterization of Various Hot-Carrier Degradation Modes in LDMOS by Using a Three-Region Charge-Pumping Technique," *Device and Materials Reliability, IEEE Transactions on*, vol. 6, pp. 358-363, 2006.
- [13] C. C. Cheng, K. C. Tu, W. Tahui, T. S. Hsieh, J. T. Tzeng, Y. C. Jong, R. S. Liou, S. C. Pan, and S. L. Hsu, "Investigation of Hot Carrier Degradation Modes in LDMOS by using a Novel Three-Region Charge Pumping Technique," in *Reliability Physics Symposium Proceedings, 2006. 44th Annual., IEEE International*, 2006, pp. 334-337.
- [14] Y. C. Yong, J. T. L. Thong, and J. C. H. Phang, "Determination of secondary electron yield from insulators due to a low-kV electron beam," *Journal of Applied Physics*, vol. 84, pp. 4543-4548, 1998.
- [15] J. H. Lee, S. C. Lee, and P. X. Kuo, "Defect Isolation and Characterization in Contacts by Primary Current and Voltage Adjustment," *Testing and Failure Analysis (ISTFA), 2001 27th International Symposium on*, 2001, pp. 381-384.
- [16] H. Sang-Cheol, C. Seong-Jun, C. Jeong-Un, H. Jeong-Uk, and H. Sang-Rok, "Electrical characterization of contact level PVC (Passive Voltage Contrast) test using a nanoprobe," in *Physical and Failure Analysis of Integrated Circuits (IPFA)*,

2010 17th IEEE International Symposium on the, 2010, pp. 1-4.

- [17] Reichelt, R., Scanning electron microscopy. In *Science of microscopy*, Hawkes, P. W.; Spence, J. C. H., Eds. Springer: New York, 2007
- [18] M. Knoll, *Naturwissenschaften*, 29, 335 (1941)
- [19] W. R. Hardy, S. K. Behera, and D. Cavan, "A voltage contrast detector for the SEM," *Journal of Physics E: Scientific Instruments*, vol. 8, pp. 789-793, 1975.
- [20] T. J. Aton, Mahant, x, S. S. Shetti, R. J. Gale, Bennett, M. H. Lilley, M. G. Harward, C. A. Pico, and T. L. Weaver, "Testing integrated circuit microstructures using charging induced voltage contrast," *Journal of Vacuum Science & Technology B: Microelectronics and Nanometer Structures*, vol. 8, pp. 2041-2044, 1990.
- [21] S. S. Mahant-Shetti, T. J. Aton, R. J. Gale, and M. H. Bennett-Lilley, "Microstructure isolation testing using a scanning electron microscope," *Applied Physics Letters*, vol. 56, pp. 2310-2312, 1990.
- [22] T. Sakai, N. Oda, T. Yokoyama, H. Kikuchi, and H. Kitajima, "Defect isolation and characterization in contact array/chain structures by using voltage contrast effect," in *Semiconductor Manufacturing Conference Proceedings, 1999 IEEE International Symposium on*, 1999, pp. 195-198.
- [23] J. Colvin, "A New Technique to Rapidly Identify Gate Oxide Leakage in Field Effect Semiconductors Using a Scanning Electron Microscope," in *Proc. ISTFA*, 1990, pp. 331.
- [24] H. Seiler, "Secondary electron emission in the scanning electron microscope," *Journal of Applied Physics*, vol. 54, pp. R1-R18, 1983.
- [25] M. Sartori, "Contactless testing using EB techniques: an important support to the debug of modern VLSI," in *Semiconductor Conference, 1995. CAS'95 Proceedings., 1995 International*, 1995, pp. 545-555.

- [26] D. Venables and D. M. Maher, "Quantitative two dimensional dopant profiles obtained directly from secondary electron images," *Journal of Vacuum Science & Technology B: Microelectronics and Nanometer Structures*, vol. 14, pp. 421-425, 1996.
- [27] S. L. Elliott, R. F. Broom, and C. J. Humphreys, "Dopant profiling with the scanning electron microscope: A study of Si," *Journal of Applied Physics*, vol. 91, pp. 9116-9122, 2002.
- [28] T. H. P. Chang and W. C. Nixon, "Electron beam induced potential contrast on unbiased planar transistors," *Solid State Electronics*, vol. 10, pp. 701-702, IN9-IN10, 703-704, 1967.
- [29] D. D. Perovic, M. R. Castell, A. Howie, C. Lavoie, T. Tiedje, and J. S. W. Cole, "Field-emission SEM imaging of compositional and doping layer semiconductor superlattices," *Ultramicroscopy*, vol. 58, pp. 104-113, 1995.
- [30] R. Turan, D. D. Perovic, and D. C. Houghton, "Mapping electrically active dopant profiles by field emission scanning electron microscopy," *Applied Physics Letters*, vol. 69, pp. 1593-1595, 1996.
- [31] C. P. Sealy, M. R. Castell, and P. R. Wilshaw, "Mechanism for secondary electron dopant contrast in the SEM," *Journal of Electron Microscopy*, vol. 49, pp. 311-321, 2000.
- [32] M. Buzzo, M. Ciappa, M. Stangoni, and W. Fichtner, "Two-dimensional dopant profiling and imaging of 4H silicon carbide devices by secondary electron potential contrast," *Microelectronics Reliability*, vol. 45, pp. 1499-1504, 2005.
- [33] W. C. Hsiao, C. P. Liu, and Y. L. Wang, "Secondary emission of strain-induced dopant contrast in the source/drain regions of metal-oxide-semiconductor devices," *Applied Physics Letters*, vol. 88, 2006.

- [34] www.eaglabs.com
- [35] A. F. Tasch, H. Shin, C. Park, J. Alvis, and S. Novak, "Improved approach to accurately model shallow B and BF₂ implants in silicon," *Journal of the Electrochemical Society*, vol. 136, pp. 810-814, 1989.
- [36] C. C. Williams, *Two-dimensional dopant profiling by scanning capacitance microscopy* vol. 29, 1999.
- [37] A. Doukkali, S. Ledain, C. Guasch, and J. Bonnet, "Surface potential mapping of biased pn junction with kelvin probe force microscopy: Application to cross-section devices," *Applied Surface Science*, vol. 235, pp. 507-512, 2004.
- [38] W. D. Rau, P. Schwander, F. H. Baumann, W. Höppner, and A. Ourmazd, "Two-dimensional mapping of the electrostatic potential in transistors by electron holography," *Physical Review Letters*, vol. 82, pp. 2614-2617, 1999.
- [39] M. A. Gribelyuk, M. R. McCartney, J. Li, C. S. Murthy, P. Ronsheim, B. Doris, J. S. McMurray, S. Hegde, and D. J. Smith, "Mapping of electrostatic potential in deep submicron CMOS devices by electron holography," *Physical Review Letters*, vol. 89, pp. 255021-255024, 2002.
- [40] M. Barrett, M. Dennis, D. Tiffin, Y. Li, and C. K. Shih, "2-D dopant profiling in VLSI devices using dopant-selective etching: an atomic force microscopy study," *Electron Device Letters, IEEE*, vol. 16, pp. 118-120, 1995.
- [41] T. Tamura and S. Adachi, "Anodic etching characteristics of n-type silicon in aqueous HF/KIO₃ solution," *Journal of the Electrochemical Society*, vol. 154, pp. H681-H686, 2007.
- [42] C. Chel-Jong, S. Tae-Yeon, L. Key-Min, L. Joo-Hyoung, P. Young-Jin, and L. Hi-Deok, "Abnormal junction profile of silicided p+/n shallow junctions: a leakage mechanism," *Electron Device Letters, IEEE*, vol. 23, pp. 188-190, 2002.

- [43] Yuan-Shih Chen and Jeng-Han Lee, "Defect isolation and characterization in contacts by primary voltage adjustment," in *Proc. ISTFA*, 2003, pp. 317
- [44] D. Venables, H. Jain, and D. C. Collins, "Secondary electron imaging as a two-dimensional dopant profiling technique: Review and update," *Journal of Vacuum Science & Technology B: Microelectronics and Nanometer Structures*, vol. 16, pp. 362-366, 1998.
- [45] A. C. Diebold, M. R. Kump, J. J. Kopanski, and D. G. Seiler, "Characterization of two-dimensional dopant profiles: Status and review," *Journal of Vacuum Science and Technology B: Microelectronics and Nanometer Structures*, vol. 14, pp. 196-201, 1996.
- [46] M. A. E. Jepson, B. J. Inkson, X. Liu, L. Scipioni, and C. Rodenburg, "Quantitative dopant contrast in the helium ion microscope," *EPL*, vol. 86, 2009.
- [47] M. A. E. Jepson, B. J. Inkson, C. Rodenburg, and D. C. Bell, "Dopant contrast in the helium ion microscope," *EPL*, vol. 85, 2009.
- [48] P. Kazemian, A. C. Twitchett, C. J. Humphreys, and C. Rodenburg, "Site-specific dopant profiling in a scanning electron microscope using focused ion beam prepared specimens," *Applied Physics Letters*, vol. 88, p. 212110, 2006.
- [49] P. T. Liu, J. H. Lee, Y. S. Huan, and D. Su, "Application of secondary electron potential contrast on junction leakage isolation," *Applied Physics Letters*, vol. 95, 2009.
- [50] P. T. Liu and J. H. Lee, "Profiling p+/n-well junction by nanoprobe and secondary electron potential contrast," *IEEE Electron Device Letters*, vol. 32, pp. 868-870, 2011.
- [51] P. T. Liu and J. H. Lee, "Inspection of the Current-Mirror Mismatch by Secondary Electron Potential Contrast With In Situ Nanoprobe Biasing," *Electron Device*

- Letters, IEEE*, vol. 32, pp. 1418-1420, 2011.
- [52] G. D. Liechty, C. A. Smith, "Multi-Function, Semi-Automatic Sample Preparation for Failure Analysis", *Microelectronics Failure Analysis: Desk Reference 2001 Supplement*, pp. 59 2001.
- [53] K. W. A. Chee, C. Rodenburg, and C. J. Humphreys, "Quantitative Dopant Profiling in the SEM Including Surface States Microscopy of Semiconducting Materials 2007." vol. 120, A. G. Cullis and P. A. Midgley, Eds., ed: Springer Netherlands, 2008, pp. 407-410.
- [54] C.Y. Lin and Jeng-Han Lee, "Enhanced SEM doping contrast on active area," in *Proc. ISTFA*, 2003, pp. 87
- [55] C. Jones, *Hitachi_S4800_tutorial*, Hitachi High Technologies, 2007.
- [56] B. Hooghan, Focus Ion Beam-a sample preparation tool, ISTFA tutorial slides, 2010.
- [57] www.dcgsystems.com
- [58] R. E. Stallcup II, Bit cell pulse characterization, DCG ISTFA Seminar, 2010.
- [59] R. A. Oliver, "Advances in AFM for the electrical characterization of semiconductors," *Reports on Progress in Physics*, vol. 71, p. 076501, 2008.
- [60] Y. Martin, C. C. Williams, and H. K. Wickramasinghe, "Atomic force microscope-force mapping and profiling on a sub 100-Å scale," *Journal of Applied Physics*, vol. 61, pp. 4723-4729, 1987.
- [61] J. Colvin, The role of AFM in yield and FA, ISTFA tutorial slides, 2010.
- [62] S. Bothra, H. Sur, and V. Liang, "New failure mechanism by corrosion of tungsten in a tungsten plug process," *Microelectronics Reliability*, vol. 39, pp. 59-68, 1999.
- [63] W. T. Chang, T. E. Hsieh, G. Zimmermann, and L. Wang, "Advance static random access memory soft fail analysis using nanoprobeing and junction delineation transmission electron microscopy," *Journal of Vacuum Science and Technology B:*

Microelectronics and Nanometer Structures, vol. 25, pp. 202-207, 2007.

- [64] Y. Naitou and N. Ookubo, "Shear-mode scanning capacitance microscope," *Applied Physics Letters*, vol. 78, pp. 2955-2957, 2001.
- [65] A. F. Tasch, H. Shin, C. Park, J. Alvis, and S. Novak, "Improved approach to accurately model shallow B and BF₂ implants in silicon," *Journal of the Electrochemical Society*, vol. 136, pp. 810-814, 1989.
- [66] G. S. Higashi, R. S. Becker, Y. J. Chabal, and A. J. Becker, "Comparison of Si(111) surfaces prepared using aqueous solutions of NH₄F versus HF," *Applied Physics Letters*, vol. 58, pp. 1656-1658, 1991.
- [67] Y. Liao, J. Y. Degorce, J. Belisle, and M. Meunier, "2D dopant determination in laser-diffused Si resistors using dopant-selective etching," *Journal of the Electrochemical Society*, vol. 153, pp. G16-G22, 2006.
- [68] C. Spinella, V. Raineri, and S. U. Campisano, "Selective etching of B-doped silicon: mechanisms and two-dimensional delineation of concentration profiles," *Journal of the Electrochemical Society*, vol. 142, pp. 1601-1607, 1995.
- [69] C. J. M. Eijkel, J. Branebjerg, M. Elwenspoek, and F. C. M. Van de Pol, "A new technology for micromachining of silicon: Dopant selective HF anodic etching for the realization of low-doped monocrystalline silicon structures," *Electron device letters*, vol. 11, pp. 588-589, 1990.
- [70] P. Kazemian, C. Rodenburg, and C. J. Humphreys, "Effect of experimental parameters on doping contrast of Si p-n junctions in a FEG-SEM," *Microelectronic Engineering*, vol. 73-74, pp. 948-953, 2004.
- [71] M. Buzzo, M. Ciappa, J. Millan, P. Godignon, and W. Fichtner, "Two-dimensional dopant imaging of silicon carbide devices by secondary electron potential contrast," *Microelectronic Engineering*, vol. 84, pp. 413-418, 2007.

- [72] M. Buzzo, M. Ciappa, and W. Fichtner, "Imaging and dopant profiling of silicon carbide devices by secondary electron dopant contrast," *IEEE Transactions on Device and Materials Reliability*, vol. 6, pp. 203-212, 2006.
- [73] M. Buzzo, M. Ciappa, and W. Fichtner, "Secondary electron potential contrast for dopant profiling of silicon carbide devices," in *Proc. ISTFA*, 2006, pp. 279



Curriculum Vitae

姓 名: 李正漢 Jeng-Han Lee

性 別: 男

出生日期: 1972 年 01 月 29 日

出 生 地: 金門縣

地 址: 新竹市三民路 85 號 21F 之 3

學 歷: 國立金門高中 1987 年 09 月~1990 年 06 月

國立清華大學材料科學工程學系 1990 年 09 月~1994 年 06 月

國立清華大學材料工程研究所碩士班 1994 年 09 月~1996 年 06 月

國立交通大學光電工程研究所博士班 2006 年 09 月~2011 年 11 月


論文題目: 二次電子電壓對比應用於摻雜分佈與缺陷定位之研究



Publication List

A. International Letter:

1. P. T. Liu and **J. H. Lee**, "Inspection of the Current-Mirror Mismatch by Secondary Electron Potential Contrast With In Situ Nanoprobe Biasing," *IEEE Electron Device Letters*, vol. 32, pp. 1418-1420, 2011.
2. P. T. Liu and **J. H. Lee**, "Profiling p+/n-well junction by nanoprobng and secondary electron potential contrast," *IEEE Electron Device Letters*, vol. 32, pp. 868-870, 2011.
3. P. T. Liu, **J. H. Lee**, Y. S. Huan, and D. Su, "Application of secondary electron potential contrast on junction leakage isolation," *Applied Physics Letters*, vol. 95, pp. 122105-3, 2009.



B. International Conference:

1. C. C. Ho, **J. H. Lee**, "Electrical diagnosis and failure analysis on tree structure circuit" Proceedings of 11th IPFA conference, pp. 197, 2004.
2. Y. S. Chen, **J. H. Lee**, "Defect isolation and characterization in contacts by primary voltage adjustment" Proceedings of 29th ISTFA conference, pp. 317, 2003.
3. C. W. Wu, **Jeng-Han Lee**, "Advanced process defect isolation by dynamic bias condition and MCT camera" Proceedings of 29th ISTFA conference, pp. 256, 2003.
4. C.Y. Lin, **J. H. Lee**, "Enhanced SEM doping contrast on active area" Proceedings

of 29th ISTFA conference, pp. 87, 2003.

5. **J. H. Lee**, S. C. Lee, and P. X. Kuo, "Defect isolation and characterization in contacts by primary current and voltage adjustment" Proceedings of 27th ISTFA conference, pp. 381, 2001.

C. International Journal:

1. J. H. Lee, P. T. Liu, "Surface Potential Mapping of p⁺/n-well Junction by Secondary Electron Potential Contrast with *in-situ* Nano-probe Biasing", submitted to *Microelectronic Engineering*, 2011.
2. **J. H. Lee**, Y. S. Huang, and D. H. Su, "Wafer-level failure analysis process flow," *Electronic Device Failure Analysis*, vol. 12, pp. 4-11, 2010.

D. Book Chapter:

1. **J. H. Lee**, Y. S. Huang, D. Su, "Wafer level failure analysis process flow", *Microelectronics Failure Analysis: Desk Reference Fifth Edition*, pp.39, 2004.

E. US Patent:

1. Patent Title: Micro probing tip made by micro machine method

Inventor(s): Liu; Mingo; **Lee; Jeng-Han**

Patent number: US 6797528

2. Patent Title: Primary ion or electron current adjustment to enhance voltage contrast,

Inventor(s): **Lee; Jeng-Han**; Lee; Su-Chen

Patent number: US 6573736

3. Patent Title: Poly gate silicide inspection by back side etching

Inventor(s): Chen;Jung-Chin; **Lee;Cheng-Han**

Patent number: US 6905890

4. Patent Title: Top view TEM sample preparation method for active region crystal defect

Inventor(s): **Lee; Jeng-Hang**

Patent number: US 5935870

5. Patent Title: New SRAM layout to relax mechanical stress in STI process

Inventor(s): Wu; Shou-Gwo; Lee; Jin-Yuan; Yaung; Dun-Nian; **Lee; Jeng-Han**

Patent number: US 6117722

E. R.O.C. Patent:

1. 專利名稱: 微探針製造方法

發明人: 劉醇明; 李正漢

專利證號: TW 200468

2. 專利名稱: 增強電壓對比之方法

發明人: 李正漢; 李素珍

專利證號: TW163903

3. 專利名稱: 觀察金屬矽化物之方法

發明人: 陳榮欽; 李正漢

專利證號: TW 127299

4. 專利名稱: 上視型穿透視電子顯微鏡樣品的製備方法

發明人: 李正漢

專利證號: TW 147596

5. 專利名稱: 在記憶體電路中降低機械應力之電路佈局

發明人: 伍壽國; 李進源; 楊敦年; 李正漢

專利證號: TW 117504

