本論文中主要針對衛星降頻接收器(Satellite Down conversion Receiver)架構中 混波器進行研究與設計,並透過對砷化稼元件特性的研究及量測來設計"主動平衡切換 式混波器",此混波器具有低雜訊指數, 高轉換增益,低射頻反射損失等特性。

在混波器的設計方面,我使用 RO4003 20mil 1/2 0Z 的電路板及 NEC HEMT 異質接面元件來設計電路。電路架構參考主動平衡汲集驅動混波器,並利用量測的結果設計由本地震盪信號控制的阻抗轉換電路取代射頻輸入端的分合器(Hybrid),以降低雜訊指數及降低射頻反射損失,再於汲集輸出端以"Balun"相連接於本地震盪信號,分時驅動兩個微波主動元件.

我們利用向量網路分析儀 HP-8510 的 TRL 校正功能,使用低損失電路板 RO4003 20mil 1/2 0Z 設計 "Thru", "Line"和"Short"測具,並量測 NEC HEMT 元件在 10~13GHz 頻率範圍,不同偏'壓狀況之下的 S-參數.

我使用量測的 S-參數設計"主動平衡切換式混波器",此混波器經由實作後量測結果得到,在射頻輸入 11.95GHz,本地震盪信號 10.0GHz,中頻 1.95GHz 的操作狀態下,得到 6dB 轉換增益,<-20dB 的射頻反射損失,4.3dB 的雜訊指數,合乎原始設計需求。



ABSTRACT

In this thesis, researches and studies on Mixer topologies that mainly used for satellite down conversion receiver are presented by characterizing and measuring parameter of GaAs devices. A high performance mixer " Active balanced switching mixer" with low noise, high gain and low reflection coefficient could be attained.

I choose a low-loss PCB (RO4003, 20mil, 1/2 once copper coating, loss tangent=0.002) and NEC HEMT FET device to design our circuit. The circuit structure of Mixers presented in this thesis is mainly composed of active balance common collector FETs; the Hybrid circuit of RF input in typical mixer structures is replaced by using the design of phase-shifters to reduce the noise figure and improve return-loss. In the collector output, balun connecting LO signal is used to drive two active microwave devices simultaneously.

The GaAs device are measured by VNA (Vector Network Analyzer, Agilent 8510C) with specific TRL calibration, witch design and fabricate the calibration tooling and fixtures of through, short, and line with RO4003 PCB (20mils, 1/2 once copper coating). And we can get some different S-parameters of such devices with varying bias condition at the frequency range from 10 to 13 GHz.

I used the parameters from measured devices to implement in the "Active balanced switching mixer", make a measurement results show that with a RF input signal of 11.95GHz, LO signal of 10GHz, then an IF signal at 1.95GHz, the conversion gain of mixer is 6.5dB, maximum return loss is -20dB and noise figure is 4.3dB, meet our requirement.

致 謝

非常感謝指導老師 周復芳老師在口試過程前後對我的大力幫助,由於老師的指導,使 我在研究所的這幾年在專業領域中學到許多;除了學術之外,老師的許多觀點也給我許 多啟發,明瞭自己應如何去改進,非常的謝謝老師。感謝 張志揚教授在課業上的教導及 撥冗擔任口試委員;感謝 楊成發教授抽空參與口試及對我論文的寶貴意見。感謝所有幫 助過我的人。

念研究所的後半年常常半夜才回家,即使在家也常常干擾到家人的作息,感謝我的家人的支持與體諒。



CONTENTS

	Page
ABSTRACT (In Chinese)	Ι
ABSTRACT (In English)	П
ACKNOWLEDGEMENTS(In Chinese)	Ш
CONTENTS	IV
LIST OF FIGURES	v
CHAPTER 1 INTRODUCTION	1
CHAPTER 2 Basic Mixer Concept	4
2-1 Mixer Concept	4
2-2 Balance Mixer	5
2-3 Double-balanced Diode Mixers	6
2-4 FET Mixer	9
CHAPTER 3 "Active Balanced Switching Mixer" Theory and Design	14
3.1 Active drain Mixer	14
3.2 Concept of Active Balanced Switching Mixer	20
3.3 Microwave FET Small Signal S-parameter	
Measurement and TRL Calibration	22
3.4 Design Procedure of the Active Balanced Switching Mixer	24
CHAPTER 4 Performance of Active Balanced Switching Mixer	27
4.1 Noise measurement of active balanced switching mixer	27
4.2 Input return loss and Conversion gain measurement of active balanced s	witching
mixer	28
CAHPTER 5 CONCLUSION	31
REFERENCE	33

LIST OF FIGURES

	Page
Figure 1.1 3-Stage LNA satellite downlink front-end system block diagram	1
Figure 1.2 2-Stage LNA satellite downlink front-end system block diagram	2
Figure 1.3 Concept diagram of Active balanced switching mixer	3
Figure 1.4 Prototype Photo of Active balanced switching mixer	3
Figure 2.1 Ideal multiplier mixer models showing both up and down converter	
performance	4
Figure 2.2 Single-ended mixer employing diode switching model	5
Figure 2.3 A singly balance mixer: Diodes D1 and D2 can be unmatched diodes	
or complete individual single-diode mixers	5
Figure 2.4 Block diagram of double-balanced diode mixer	6
Figure 2.5 RF voltage waveform versus time in ns	7
Figure 2.6 LO voltage waveform versus time in ns	7
Figure 2.7 IF voltage waveform (Vrf * Vlo) versus time in ns	7
Figure 2.8 Simple transconductance mixer	9
Figure 2.9 Dual gates FET mixer block diagram	9
Figure 2.10 Simple equivalent circuit of a passive switching FET	10
Figure 2.11 Circuit diagram of a FET based switching mixer	10
Figure 2.12 FET quad ring mixer	11
Figure 3.1 NEC HJFET nonlinear model	14
Figure 3.2 NEC HJ-FET I-V Curve measured result	15
Figure 3.3 NEC HJ-FET Vds-S21 Curve at fixed Vgs	15
Figure 3.4 Active Drain Mixer, Microstrip Prototype	16
Figure 3.5 Active Drain Mixer; measured and simulated RF input reflection	
coefficients versus frequency Simulated data of array	17

Figure 3.6 Simplest the equivalent circuit of the transistor to component Zi, Zo, Zf,	
and Amp	19
Figure 3.7 Reduce the impedance between gate and drain to Zif and Zof	19
Figure 3.8 Concept of non-hybrid active balance switching mixer	
(a) Positive cycle signal flow (b) Negative cycle signal flow	21
Figure 3.9 The photo of the TRL calibration kit	22
Figure 3.10 TRL calibration result S11 and S22 short curve	22
Figure 3.11 HJ-FET S11 measured curve at variable	
drain bias condition and Vgs is fixed	23
Figure 3.12 HJ-FET S21 measured curve at variable	
drain bias condition and Vgs is fixed	23
Figure 3.13 The block diagram of the active balanced switching mixer	24
Figure 3.14 The mixer input port simulation circuit	25
Figure 3.15 Impedance transformation illustrated by smith chart	25
Figure 3.16 Simulation result of input return loss	26
Figure 3.17 Layout of the mixer	26
Figure 3.18 Photo of the mixer	26
Figure 4.1 NF measured Setup Diagram	27
Figure 4.2 The Conversion gain and input return loss setup photo	28
Figure 4.3 The Conversion Gain and input return Loss curve	
at LO power is 10dBm	29
Figure 4.4 LO Power and NF Curve at RF is 11.95GHz, LO frequency is 10GHz	29
Figure 4.5 LO Power-Gain Curve at RF is 11.95GHz, LO frequency is 10GHz	30