國立交通大學

電機學院IC設計產業研發碩士班

碩士論文

低功率迴圈式類比數位資料轉換器

Low Power Cyclic Analog to Digital Data Converter

1896

研究生:歐陽有儀

指導教授:陳巍仁 教授

中華民國一〇〇年三月

低功率迴圈式類比數位資料轉換器

Low Power Cyclic Analog to Digital Data Converter

研究生:歐陽有儀 Student:Yu-Yi OuYang

指導教授: 陳巍仁 Advisor: Wei-Zen Chen

國立交通大學 電機學院 IC 設計產業研發碩士班 碩士論文

A Thesis

Submitted to College of Electrical and Computer Engineering
National Chiao Tung University
in partial Fulfillment of the Requirements

for the Degree of

Master

in

 $\label{eq:local_continuity} \mbox{Industrial Technology R \& D Master Program on} \\ \mbox{IC Design}$

March 2011

Hsinchu, Taiwan, Republic of China

中華民國一○○年三月

低功率迴圈式類比數位資料轉換器

學生:歐陽有儀 指導教授:陳巍仁

國立交通大學電機學院產業研發碩士班

摘 要

本篇論文研製一個應用在 0.18 微米標準金氧半製程的低功率迴圈式類比數 位資料轉換器,可以將輸入端的類比訊號轉換為數位訊號,以利於後級的數位信 號處理。

為了達到低功率的要求,在此採用了單級的迴圈式架構,並可增加晶片面積的使用率。其中的運算放大器,可以操作在低功率下,同時達到高增益且不影響暫態的迴轉率(slew rate)。此外,每個循環處理 3 個位元,再加上時序重置技術(timing re-schedule technique),可以節省後面兩個循環的轉換時間,進而提高速度。本電路可以操作到每秒 10 個百萬次的資料速度,整體解析度為 9 個位元。整顆晶片消耗功率約 3.6 毫瓦。晶片面積是 0.21 平方毫米。

Low Power Cyclic Analog to Digital Data Converter

Student: Yu-Yi OuYang

Advisors: Dr.Wen-Zen Chen

Industrial Technology R & D Master Program of Electrical and Computer Engineering College

National Chiao Tung University

ABSTRACT

attiller.

The thesis presents a solution of the low power cyclic analog to

digital data converter which could convert the analog input signal into

digital codes for digital signal processing in backend in standard

0.18- m CMOS technology.

Considering the requirement of low power, it adopts the single stage

of cyclic scheme, and also improves the efficiency of the chip area. The

operational amplifier can achieve low power and high gain without

affecting the slew rate in transition behavior simultaneously. Besides, to

speed up the conversion rate, there are 3bits in process every cycle, and

the timing re-schedule technique is utilized to save more time in the last

two cycles. It can operate in 10MHz/s for 9bits resolution. The total

power dissipation is 3.6 mW, and the chip size is 0.21 mm².

iii

Acknowledgment

致謝

從決定辭去工作重拾書本、準備報考研究所開始,一直到今天,一路走來, 發生很多事,也得到很多人的幫助與照顧,這一切都是點滴在心頭。

在我的碩士班生涯中,首先要感謝我的指導教授陳巍仁老師。他對學生的 諄諄教誨和辛勤地指導與要求,及給予我們做研究的正確態度,使我受用良多, 並期許自己將這種態度應用在工作上。

而這些年來,非常感謝我的家人們能體諒並贊同我的決定,讓我可以安心 地完成碩士班的學業。也很感謝一直支持我的淑君和淑穎,沒有你們的鼓勵與陪 伴,我也無法順利念完。還有我的高中學長德能,總是在我迷惑時替我指引人生 的方向,羅任常來新竹找我吃雞排聊天,方小龍幫我組電腦及技術支援,室友俊 彥在生活上的照顧,謝謝你們。

還要感謝指導我研究領域的宗裕學長,還有世豪學長、台祐學長、松諭學長和其他 307 實驗室的學長姐們,願意傾囊相受不藏私地教導我。也很感謝我們的所有同學,宗恩、塔哥、万万、國維、陸博、北鴨、阿宅、威文、大仔、紹岐、阿邦、建名、世範、小帆、萬諶,大家一起討論功課、耍白濫和去墾丁的日子,永遠令人難忘。還有 kitty、育祥、順天、昕爺、小賴、邱神、彥緯、low 云、黑熊和 adair 等學弟,也在我的碩士生涯中幫忙我很多。還有感謝吳書豪學長與方炳楠學長在量測時的不吝指導及實驗室提供的所有資源。另外還有專班佩瑾給予的協助,感謝大家。

最後要感謝撥冗參與口試的吳介琮教授、柯明道教授和黃柏鈞教授,並給 予我許多專業上的指導與建議,使本論文更加完整。另外感謝國家晶片中心提供 先進的半導體製程,使晶片製作得以順利實現。

本論文雖然力求完善,但謬誤之處在所難免,尚祈各位讀者不吝惜賜予寶 貴意見,使本論文能更加完善。

Contents

CHAPT	ER I]	l -
INTROI	DUCTI	ON 1	1 -
1.1	ľ	Motivation 1	1 -
1.2	7	Thesis Organization	3 -
CHAPT	ER 2		5 -
A/D Fur	ndamen	tals 5	5 -
2.1	A	Abstract5	5 -
2.2	A	ADC Performance Characteristics 5	5 -
	2.2.1	Resolution 5	5 -
	2.2.2	Signal to Noise Ratio (SNR)	5 -
	2.2.3	Spurious Free Dynamic Range (SFDR) and Signal to Noise and	
	Distor	rtion Ratio (SNDR)	5 -
	2.2.4	Dynamic Range	7 -
	2.2.5	Differential Non-Linearity (DNL) and Integral Non-Linearity (INL) 8	3 -
	2.2.6	Non-ideality) -
2.3	A	ADC Architecture 11	1 -
	2.3.1	Flash ADC 11	1 -
	2.3.3	Pipelined ADC - 13 Cyclic ADC - 14	3 -
	2.3.4	Cyclic ADC 14	1 -
2.4	N	Multiplying DAC (MDAC) Design	5 -
2.5	I	Digital Error Correction	3 -
CHAPT	ER 3	21	1 -
CIRCUI	T D ES	IGN 21	1 -
3.1	(Cyclic ADC Design21	1 -
	3.1.1	Design Issue21	1 -
	3.1.2	Architecture 22	2 -
3.2	I	Each Block of Cyclic ADC	5 -
	3.2.1	Slew-Rate Enhancement Operational Amplifier 26	5 -
	3.2.2	Comparator32	2 -
	3.2.3	The Calibration Circuit35	5 -
	3.2.4	Open-Loop Amplifier 37	7 -
	3.2.5	Error Amplifier 40) -
	3.2.6	Clock Generator41	1 -
CHAPT	ER 4	44	1 -
FYDED	MENT	PESIIIT	1

4.1	Fl	oor Plan and Layout	44 -
4.2	Sy	stem Simulation Result	45 -
	4.2.1	Dynamic Simulation	45 -
	4.2.2	INL and DNL	47 -
	4.2.3	Specification Table	48 -
4.3	Ex	xperiment Result	50 -
	4.3.1	Measurement Consideration	50 -
	4.3.2	Measurement Result	51 -
CHAPTI	ER 5		54 -
CONCL	USION		54 -
REFERE	ENCE		- 56 -



List of Tables

Table 3.1	Conventional folded-cascode V.S S/R enhancement opamp	- 32 -
Table 3.2	Post-simulation of S/R enhancement opamp	- 32 -
Table 3.3	Mismatch parameter	- 34 -
Table 4.1	ADC specification of pre-simulation and post-simulation	- 49 -
Table 5.1	Performance summary of cyclic ADC	- 54 -



List of Figures

Figure 1.1	Applications of analog to digital converters	1 -
Figure 1.2	ADC performance survey from 1997 to 2010	2 -
Figure 2.1	FFT plot for SFDR	7 -
Figure 2.2	SNR versus input power	8 -
Figure 2.3	DNL and INL	9 -
Figure 2.4	(a) Gain error (b) Offset	10 -
Figure 2.5	Flash Architecture	11 -
Figure 2.6	SAR Architecture	12 -
Figure 2.7	Pipelined Architecture	14 -
Figure 2.8	Cyclic Architecture	15 -
Figure 2.9	(a) MDAC in sample mode (b) MDAC in hold mode	16 -
Figure 2.10	Ideal voltage transfer curve in 1bit ADC	18 -
Figure 2.11	Voltage transfer curve with offset in 1bit ADC	19 -
Figure 2.12	Ideal voltage transfer curve in 1.5bit ADC	20 -
Figure 3.1	The proposed Cyclic ADC architecture	22 -
Figure 3.2	(a) The proposed Cyclic ADC scheme	23 -
(b) Timing o	diagram	23 -
	The time diagram and operation of each block	
(a) Sample t	to the input single capacitor and compare	25 -
(b) Hold and	d subtract to the residue (c) Amplify the residue and compare	25 -
Figure 3.5	(a) Traditional folded-cascode opamp scheme	27 -
(b) Proposed	d low power opamp scheme	27 -
Figure 3.6	Transition behavior comparison (a) Conventional folded-cascode	30 -
(b) Lower co	urrent (c) Adding M_{e1} and M_{e2} (d) Complete slew rate enhancement	30 -
Figure 3.7	Comparator scheme	33 -
Figure 3.8	500 times Monte Carlo simulation (a) $V_r=25mV$ (b) $V_r=75mV$	35 -
(c) V _r =125n	1 V (d) V_r =175 1 V (e) V_r =225 1 V (f) V_r =275 1 V (g) V_r =325 1 V	35 -
Figure 3.9	Calibration circuit	37 -
Figure 3.10	Open-Loop amplifier	37 -
Figure 3.12	FFT of the open-loop amplifier	39 -
Figure 3.13	Error amplifier scheme	40 -
Figure 3.14	Error amplifier transition behavior	41 -
Figure 3.15	Clock generatior scheme	42 -
Figure 3.16	Timing diagram (a) proposed clock pulse waveform	43 -
(b) Simulati	on result	43 -
Figure 4.1	The diagram of chip (a) layout (b) floor-planning	45 -

Figure 4.2	Simulated FFT ,and at sampling rate=10MS/s	46 -
(a) Pre-simu	ulation and 1MHz input (b) Pre-simulation and 5MHz input	46 -
(c) Post-sim	nulation and 1MHz input (d) Post-simulation and 5MHz input	46 -
Figure 4.3	Pre-simulation and post-simulation in Corner	47 -
(a) Pre-simu	ulation and post-simulation SNDR in corner	47 -
(b) Pre-simu	ulation and post-simulation SFDR in corner	47 -
Figure 4.4	DNL and INL (a) Pre-simulation and post-simulation DNL	48 -
(b) Pre-simu	ulation and post-simulation INL	48 -
Figure 4.5	Power consumption of each block	50 -
Figure 4.6	The environment of measurement	51 -
Figure 4.7	The die photo of the ADC	52 -
Figure 4.8	The sine wave of the ADC output	52 -
Figure 4.9	The DNL of the ADC	53 -
Figure 4.10	The INL of the ADC	53 -



CHAPTER 1

INTRODUCTION

1.1 Motivation




Figure 1.1 Applications of analog to digital converters

There are a huge amount of portable devices and consumer electronics products applied in recent years. The characteristics of the products -light, cheap, and lasting-are popular with modern people. Chipsets with more versatility and less power are continually designed.

With the improvement of the techniques for semiconductor fabrication, digital circuits that carry the advantages of faster speed, less power and more noise immunity are adopted in a variety of applications. Utilizing the digital circuits in the profound process will easily bring the characteristics needed. However, unfortunately digital circuits work in the interval while in the natural world, all the physical phenomena exist and transmit in the mode of continuous time. An interface to connect

discrete-time domains and continuous-time ones is required.

This interface transfers the received analog waveform to digital codes under sampling rate of the system. To be the part of portable device, the chip with analog to digital converter satisfies the low power constraint. Figure 1.2 [1] shows the surveys of ADC from 1997 to 2010. The figure-of-merit (FOM) is expressed as

$$FOM = \frac{Power}{2^{ENOB} \times Conversion \ rate}$$
(1.1)

where ENOB means effective number of bit.




Figure 1.2 ADC performance survey from 1997 to 2010

Among many types of CMOS ADC architectures, a cyclic (or algorithmic) architecture achieves efficient power consumption and chip area under middle sampling frequency and resolution which is about 1 to 10MS/s and 8 to 10 bits [2]. Low-power small-area ADCs with 10bit resolution and several tens of MS/s sampling rate are considered to be one of the significant components in battery-operated commercial applications including data communication and image signal-processing systems.

In this research, the power consumption is expected to be as low as possible under 1.8 V power supply in whole circuit. A 9-bit 10MS/s cyclic A/D converter has been designed and implemented with standard TSMC 0.18µm CMOS 1P6M process, and the total power consumption without output buffer is about 3.6mW.

1.2 Thesis Organization

This thesis is organized into five chapters.

In Chapter 1, the motivation and the organization are briefly described. In Chapter 2, the fundamental concepts of analog-to-digital conversion and performance metrics used to characterize ADCs are introduced. Afterwards the cyclic ADC and the similar architecture SAR and pipeline including MDAC (multiplying DAC) and single capacitor scheme are reviewed. The cyclic architecture is described in detail from its basic operations to the actual implementations. The 3.5-bit architecture is utilized to speed up the sampling rate.

Chapter 3 describes the details of each building block. The key circuit blocks used in the low-power ADC is presented. Among them are the proposed low power operational amplifier, the open-loop amplifier for residue amplification, the comparator and the clock generator. Later, transistor level simulated results of each circuit are shown.

Chapter 4 shows the overall simulation results, including the chip layout, the system simulation results, and the measurement considerations. The simulation results for the cyclic ADC fabricated in a standard TSMC 0.18µm CMOS technology are summarized.

The conclusions of are provided in Chapter 5. Additional directions for future

study are also suggested.



CHAPTER 2

A/D Fundamentals

2.1 Abstract

At first, this chapter describes the overview of analog to digital conversions and discusses some important characteristics to judge the ADCs. Afterwards, it introduces some analog-to-digital converter (ADC) architectures, including flash ADC, Successive-Approximation-Register (SAR) ADC, pipelined ADC and cyclic ADC which are used in the most purposes [3]. The common issues in the design of ADCs will be reviewed. Finally the research focuses on several main building blocks in cyclic analog-to-digital converters.

2.2 ADC Performance Characteristics

The ADC converts the continuous analog signal to discrete digital codes for digital signal processing (DSP) in the next stage. In the start of the conversion, the ADC divides the continuous analog signal into several sub-ranges, and converts to digital codes in the sub-range that the input level is. These steps are continuously processed until all digital codes are resolved. During the process of conversion, the ADC takes the appropriate digital code to the output, and combines the codes by digital circuits. Analog-to-digital converters are characterized by several kinds of indicates to judge the performance, including resolution, SNR, SFDR, SNDR, dynamic range, DNL and INL. On the other hand, the ADC has some non-ideal features, and these features take some imperfections in the performance of ADC.

2.2.1 Resolution

Resolution means the accuracy of the ADC from continuous analog domain to discrete digital domain, which is also named as effective number of bits (ENOB). The ADC with higher resolution converts more effective digital codes that describe the continuous analog signal more accurately. In other words, the higher resolution of the ADC means the more sub-ranges that input range is divided. In most cases, resolution is defined as the base 2 logarithm of sub-ranges, and is always affected and degraded by noise and nonlinearity in circuits.

2.2.2 Signal to Noise Ratio (SNR)

The signal to noise ratio (SNR) is the ratio of the signal power to noise power and it can be determined by plotting the spectrum in the output of the ADC. The SNR is calculated by measuring the difference between signal peak and the noise floor.

2.2.3 Spurious Free Dynamic Range (SFDR) and Signal to Noise and Distortion Ratio (SNDR)

The spurious free dynamic range is the ratio of the input signal level for maximum SNDR to the input signal level for 0dB SNDR. The signal to noise and distortion ratio is the ratio of the signal power to the total noise and harmonic distortion power at the output of the ADC.




Figure 2.1 FFT plot for SFDR

2.2.4 Dynamic Range

Dynamic range is another meaningful performance indication for the ADC. The dynamic range is defined as the signal noise ratio ranging from the maximum signal power input level to the minimum signal power input. It means the range of input signal amplitudes that useful output is obtained from the whole system. When the signal to noise ratio is 0dB, the minimum detectable input signal power is the value of the signal power. Figure 2.2 illustrates a plot of SNR versus input level. If the noise power is independent of the level of the signal, the dynamic range is equal to the signal to noise ratio at full scale, but the noise power increases as the signal level increases in some cases, so the maximum signal noise ratio is degraded by the noise and the harmonic distortion of the ADC device normally.




Figure 2.2 SNR versus input power

2.2.5 Differential Non-Linearity (DNL) and Integral Non-Linearity (INL)

Both DNL and INL are the linearity index of the ADCs. Differential Non-Linearity (DNL) is defined as the difference between a real quantization step and an ideal quantization step. In other words, DNL is the maximum deviation difference between the two successive conversional values on the input axis, and DNL measures the distance of the input steps from one code to the next code.

$$DNL(D_j) = \frac{S_j - \Delta}{\Delta} \text{ (LSB)}$$
 (2.1)

Integral Non-Linearity (INL) is defined as the deviation of each transition voltage of each code from the ideal transition level. INL is referred to as the difference between the actual transfer characteristic and the ideal transfer characteristic that the ADC is designed to approximate.

$$INL(D_j) = \frac{T_j}{\Delta} \text{ (LSB)}$$

$$\Delta = \frac{A_{FS}}{2^N} \tag{2.3}$$

DNL and INL are plotted as a function of code, and are expressed in terms of least significant bits (LSB) of the input generally.




Figure 2.3 DNL and INL

2.2.6 Non-ideality

The ideal transfer characteristic of the ADC is obtained from when the successive analog signal from low to high is inputted the ADC, the digital codes corresponding to uniform steps input. In other words, the middle points of every step in input form a straight line, pass through the original point, and then, the most and the last analog input map to the corresponding digital codes. Yet, producing the ideal condition is difficult, because of the gain error, the offset and the non-linearity. The non-linearity is sorted into DNL and INL.

The gain error and the offset are shown on the figure 2.4 (a) and (b) respectively. In figure 2.4 (a), the gain of the transfer curve is insufficient and is un-identical with

the ideal transfer characteristic. And in figure 2.4 (b), the offset shifts a constant amount with the ideal transfer curve. These non-idealities are mainly caused by mismatch of the sampling capacitors, and insufficient gain of the operational amplifier.




Figure 2.4 (a) Gain error (b) Offset

2.3 ADC Architecture

2.3.1 Flash ADC

Flash ADC, also called parallel ADC, is the fastest architecture among all the ADCs. In Figure 2.5, the flash scheme includes a large number of comparators to evaluate the analog input immediately. The flash ADC needs 2^N-1 comparators to distinguish the analog input from these 2^N-1 quantization levels. Every comparator compares the analog input with the reference voltage usually brought by resistor string V_{RH} to V_{RL} . If the analog input exceeds the reference voltage, the output sends out the "1" in digital domain to the encoder. Otherwise, the output sends out the "0". Then the digital results are converted to N-bit binary code with a logic circuit, which also contains the functions for removing bit errors.




Figure 2.5 Flash Architecture

The flash ADC can be conducted for a high sampling rate because there is only one comparing cycle used. In other words, the flash ADC needs a large amount of hardware to work simultaneously. On the other hand, increasing the quantity of the

comparators enlarges the whole area of the circuit, as well as the power consumption. Additionally, when used in higher resolution, the tolerable offset of the comparator will be smaller than that used in low resolution. It is a critical point in the circuit design. The high resolution is impracticable for flash ADC, so it can be applied only in the low resolution but with high sampling rate.

2.3.2 Successive Approximation ADC

The block diagram of Successive Approximation ADC (SAR) is shown in Figure 2.6. At first, analog input signal compares with the MSB, which is the half of the full swing of the input. Then the comparison result passes back to the control logic, and it adopts the appropriate reference voltage in the next sub-range. The operations are performed in this system to bring the DAC output signal within 1 LSB to the input signal in the discrete-time domain. The operation is supposed to be repeated until the LSB is produced. If N bits resolution is required, the SAR ADC will need N conversion cycles.




Figure 2.6 SAR Architecture

The operational principle of the traditional SAR ADC is mostly adopted by the charge redistribution, and the MSB is formed by 2^{N-1} times capacitor respect to the LSB. The resolution can reach up to 14 bits with low power, but the sampling rate is a challenge to produce higher sampling rate. It is an excellent trade-off between accuracy and speed.

In recent years, the newly proposed type of SAR ADC with asynchronous technique can create both the medium resolution and the sampling rate with low power consumption. If the SAR ADC with asynchronous technique meets the demands for the higher resolution and higher sampling rate, it can substitute some ADCs in the future.

2.3.3 Pipelined ADC

The block diagram of the pipelined ADC is shown in the Figure 2.7. Most of the pipelined ADC adopts the sample-and-hold circuit at the front, and the sample-and-hold circuit takes more accurate data to reduce aperture jitter which happens from the instantaneous value of the analog input. Behind the sample-and-hold circuit, there are the coarse sub-ADC, the coarse sub-DAC, the subtraction, and the amplification of the remainder. In the start of the conversion, the analog input signal compares with the reference voltage, and the sub-ADC resolves digital codes, and drives the sub-DAC to adopt the appropriate reference voltage. In the next clock pulse, the sampling voltage subtracts the reference voltage and the operational amplifier multiplies the residue.

The digital codes are sent to digital error correction logic, and after processing and synchronizing, the digital error correction logic can obtain more accurate N bits digital codes D_0 . When V_j is processed in stage j, the next analog input V_{j+1} is processed in stage j-1. The function of the sub-DAC, the subtraction, and the

amplification of the remainder are combined into one single circuit called the multiplying DAC (MDAC).




Figure 2.7 Pipelined Architecture

The Pipelined ADC is applied frequently, because its resolution and sampling rate with less power can bring good F.O.M, and it is suitable for quite a few applications.

2.3.4 Cyclic ADC

The cyclic ADC just operates the same as one stage in the pipeline ADC shown in the figure 2.8 [4]-[5]. When the conversion is finished in the clock cycle, the output feedbacks the amplified voltage to the front of sub-ADC and the conversion repeats again. Generally speaking, the cyclic ADC can reach the resolution as the pipelined ADC, but the throughput of the cyclic ADC is much less than the pipelined ADC. Even if the sampling rate is less than the pipelined ADC, the cyclic ADC takes

advantages in hardware and power consumption. In deep sub-micro semiconductor process, the more progressive process means more expensive cost. If the cyclic ADC can reach higher sampling rate and keep in the same resolution and power consumption, it will benefit in progressive process by very advantageous active area.




Figure 2.8 Cyclic Architecture

2.4 Multiplying DAC (MDAC) Design

MDAC scheme is frequently adopted in pipelined and cyclic ADC because it is simple and includes full functions with the sub-DAC, the subtraction, and the amplification of the remainder. In these ADCs, MDAC in each stage is the core and has two main specifications, accuracy and speed requirements. The accuracy requirement is affected by the feedback factor but mainly dominated by the open-loop gain of the operational amplifier. The speed requirement means the operation speed which is related to the bandwidth of operational amplifier and is also affected by the feedback factor. However, both the requirement of accuracy and speed are depend on the resolution in this stage and remained resolution in the next stage. In other words, the more resolutions in this stage and in the next stage means more difficult to design the operational amplifier.

In the figure 2.9, the sample and hold mode of MDAC are shown. In sample

mode, the V_I samples to both capacitors C_s and C_f , and the operational amplifier is in reset. Then in the next clock phase, hold mode, output of the operational amplifier feedbacks to the capacitor C_f . On the other hand, the appropriate reference voltage from sub-DAC is switched to the capacitor C_s . According to the charge redistribution, the transfer function between V_O and V_I is shown on equation (2.4), which the parameter ϵ shown in equation (2.5). And the parameter ϵ is the error term caused by the finite gain of the operational amplifier and the parasitical capacitor C_p in the input of the operational amplifier. The feedback factor β in closed-loop of MDAC is shown in equation (2.6).




Figure 2.9 (a) MDAC in sample mode (b) MDAC in hold mode

$$V_{o} = \frac{I + C_{s} / C_{f}}{\left(I + \varepsilon\right)} \left(V_{I} - \frac{D_{j}}{I + C_{f} / C_{s}} V_{r}\right)$$

$$(2.4)$$

$$\varepsilon = \frac{1}{A} \left(\frac{C_s + C_f + C_p}{C_f} \right) \tag{2.5}$$

$$\beta = \frac{C_f}{C_s + C_f + C_P} \tag{2.6}$$

If the C_s and C_f are assumed identical to C, then the equation (2.4) could be simplified to the equation (2.7). When the error term ε is ignored, the equation (2.7) will be the ideal transfer function in a radix 2 stage.

$$V_o = \frac{2}{(I+\varepsilon)} \left(V_I - \frac{D_j}{2} V_r \right) \tag{2.7}$$

In order to reach N-bit resolution performance, this gain error term should be less than 1LSB of the next stage resolution (z-bit) to prevent the mistakes made by the finite gain of the operational amplifier, as equation (2.8).

$$\frac{2 + C_p/C}{A} < \frac{1}{2^z} \tag{2.8}$$

For this reason, the gain requirement of the operational amplifier can be obtained from equation (2.9).

$$A > (2 + C_p/C)2^z$$
 (2.9)

The equation of the speed requirement for the operational amplifier is derived below. It is assumed that the MDAC in hold mode is a single pole system and ignores the slewing behavior, the MDAC settling time constant is

$$\tau = \frac{\left(2 + C_P/C\right)}{\omega_u} \tag{2.10}$$

, and ω_u is the unity-gain bandwidth of the operational amplifier in MDAC. Since the settling error of a single pole system is

$$e^{-T_{\phi_2}/\tau} < 2^{-Z}$$
 , $T_{\phi_2} = period in hold mode$ (2.11)

And the constraint of unity-gain bandwidth could be expressed as

$$\omega_{u} > Z \left(2 + \frac{C_{p}}{C} \right) \frac{\ln 2}{T_{\phi_{2}}} \tag{2.12}$$

From the equation (2.9) and (2.12), the gain and unity-gain bandwidth of the operational amplifier in MDAC can be well defined to meet the specification.

2.5 <u>Digital Error Correction</u>

The comparator is commonly used to be the sub-ADC in the most of the ADC. The analog input is compared with the reference voltage by the comparator, and the residue is amplified to the full scale as the input range. The ideal stage gain is 2, and the comparator can be used again in the next cycle. The ideal transfer curve in 1bit ADC is shown in figure 2.10. Obviously, if the input signal V_i is larger than zero, the comparator will judge the result to logic 1. On the other hand, the comparator will judge the result to logic 0.




Figure 2.10 Ideal voltage transfer curve in 1bit ADC

However, the offset of the comparator is a problem to affect the accuracy of the comparison result so that the offset degrades the performance of the ADC. The offset of the comparator is shown in figure 2.11. The offset of the comparator will bring out the wrong comparison result, and the amplified residue can cause the voltage overflow in the next stage. The influence will produce the missing code and transmit to the next stages.




Figure 2.11 Voltage transfer curve with offset in 1bit ADC

The digital error correction [6][7] is utilized to tolerate the offset of the comparator without producing missing code. There are 2 comparators in the digital error correction that the comparators can judge the analog input voltage to three digital codes, "00", "01", "10", and the voltage transfer curve is shown in figure 2.12. In the next stage, the amplified residue is still compared with the same reference voltage. Afterwards, imposing the digital codes from the first stage and the next stage can obtain the accurate 2 bits digital codes.

The tolerant offset of the comparator can reach up to $\pm 1/2$ LSB. In other words, if the offset of the comparator is less than $\pm 1/4$ V_{ref}, the digital codes after imposing in digital error correction are still accurate. Because the digital error correction is simple and can tolerate more offset of the comparator without producing missing codes, this technique is extensively utilized.




Figure 2.12 Ideal voltage transfer curve in 1.5bit ADC



CHAPTER 3

CIRCUIT DESIGN

3.1 Cyclic ADC Design

3.1.1 Design Issue

Considering of low power and the efficiency of chip area when operating in middle sampling rate such as ten mega samples per second and middle resolution (about 8 to 10 bits), cyclic ADC is chosen to achieve this target. But it is difficult to keep operating in the sampling rate higher than mega samples per second without increasing much more hardware and power consumption.

To reduce the power consumption of the Cyclic ADC, removing the sample-and-hold circuit in the front-end is one solution. Although removing the sample-and-hold circuit in most of the pipelined ADC architecture will enhance the aperture jitter which is because the voltages caught by comparators and sub-DAC are not identical at the same time. This kind of error will lead to the wrong result and shift codes to the next stages, especially in the neighborhood of the reference voltage in comparators. This issue could be mitigated by operating in slower speed which is not as fast as most pipelined ADC and utilizing the digital error correction technique to tolerate more offsets from comparators and sub-DAC.

Generally, the cyclic ADC is operated lower than ten mega samples per second because there is only one or two stages hardware used which is less than in the pipelined ADC. Otherwise, operating in higher sampling rate means needing more hardware and power consumption, and the operational amplifier in MDAC will be hard to design to satisfy the requirements of both the gain and the bandwidth. In this design, the open-loop amplifier is instead of MDAC scheme to be multiplication circuit in every conversion cycle. This substitute could enlarge the feedback factor in

closed-loop to 1 almost and ease the design requirement in operational amplifier when operating in higher sampling rate, and could reduce the numbers of capacitors array from 16 to 10 in 3.5bits per cycle usage.

On the other hand, to enhance the total conversion rate, this work is adopted to produce multi-bits output per cycle more than 1.5bit per cycle in common usage, and it is 3.5bits here. Besides multi-bits per cycle, the time re-scheduling technique is also applied to speed up so that the total conversion time can be shorten.

3.1.2 Architecture




Figure 3.1 The proposed Cyclic ADC architecture

Figure 3.1 shows the proposed architecture which including the calibration circuit. There are several methods including open-loop amplifier with the calibration circuit, multi-bits processing and time re-scheduling technique are adopted to improve the higher sampling rate and enhance the efficiency of the chip area. Because this work is used to process 3.5bits every cycle, so the stage gain is 8 which the residue is multiplied into. The calibration circuit is added to ensure the voltage gain of the

open-loop amplifier is 8. After 3.5 conversion cycles, 9 bit digital codes will be produced in the end of the total conversion.

Each block in cyclic ADC will be introduced subsequently. The clock generator provides asynchronous clock pulse which the front of 2 stages are longer, and in the 3rd conversion cycle is half of the first 2 stages, then in the last conversion is half of the 3rd stage again. This time re-scheduling technique is asynchronous and could save more conversion time in the numbers of the next stages.





Figure 3.2 (a) The proposed Cyclic ADC scheme

(b) Timing diagram

The proposed Cyclic ADC scheme and the timing diagram are shown in the Figure 3.2. At the phase clock1, analog input signal is compared with the reference voltages in sub-ADC and sampled to the input single capacitors at the same time. Later, at the phase clock2 the appropriate voltage is provided from the comparing result to be subtracted with the sampling voltage by the input single capacitors when the operational amplifier is in negative feedback. The residue voltage after subtracting will be amplified by the open-loop amplifier at clock3. And repeat the operation between amplifying and subtracting. At the phase clockC, the comparators will evaluate the sampling voltage and produce digital codes to digital error correction. On the other hand, at the phase clock2, the operational amplifier subtracts and holds the residue quickly. Figure 3.3 shows the time diagram and operation of each block.



S : Sample C : Compare H : Hold A : Amplify

Figure 3.3 The time diagram and operation of each block




Figure 3.4 The operations of the proposed Cyclic ADC

(a) Sample to the input single capacitor and compare


(b) Hold and subtract to the residue (c) Amplify the residue and compare

Figure 3.4 shows the detailed operations of the cyclic ADC. In the figure 3.4(a), the analog input signal samples to the capacitor C1, and compares with the reference voltage. The comparators resolve the digital codes and capacitor C2 switch to the appropriate voltage from sub-DAC to storage the residue voltage such as shown in figure 3.4(b). During the next phase clock3, the residue voltage is amplified to full range by the open-loop amplifier which stage gain is 8. At the same time, the amplified voltage is sampled to the capacitor C1 and is compared again which plotted in figure 3.4(c). The operations are repeated from figure 3.4(b) to figure 3.4(c), until the last comparing cycle is finished. Besides, to reduce the power consumption, it is proposed the slew-rate enhancement operational amplifier to save power and maintain the dc gain without sacrificing the behavior in transition.

3.2 Each Block of Cyclic ADC

3.2.1 Slew-Rate Enhancement Operational Amplifier

The operational amplifier is the most critical device in MDAC scheme of the pipelined or cyclic ADC. The dc gain of the operational amplifier dominates the accuracy in each stage, and the unity gain bandwidth dominates the settling speed when in closed-loop. If it is designed to be operated in higher sampling rate, the unity gain bandwidth of the operational amplifier in closed-loop must be much higher. In other words, this means more current in output and more power consumption in whole scheme. On the other hand, more output current causes the lower output resistance and dc gain, and is very disadvantageous to the total resolution. So it needs more and more current and power to maintain the requirements both of the gain and unity gain bandwidth. Therefore, to improve the sampling rate and maintain the same resolution without increasing much power is a difficult problem. Although the proposed cyclic architecture eases the requirement of both dc gain and unity-gain bandwidth of the operational amplifier, but reduce the power consumption with high gain is still urgent for the design.






Figure 3.5 (a) Traditional folded-cascode opamp scheme

(b) Proposed low power opamp scheme

Figure 3.4(a) shows the traditional folded-cascode operational amplifier which is utilized in high gain and high bandwidth commonly. The dc gain of the traditional folded cascade operational amplifier is

$$A_0 = g_{M1} R_{Out} \tag{3.1}$$

From equation (3.1), the relation between g_{M1} , R_{out} and current are shown as below respectively in

$$g_{\rm M1} \propto \sqrt{I_{\rm a1}}$$
 ,and $R_{\rm Out} \propto \frac{1}{I_{\rm b1}}$ (3.2)

And if $I_{al} = I_{bl}$, the relation between gain and current would be

$$A_0 \propto \frac{1}{\sqrt{I_{b1}}} \tag{3.3}$$

SlewRate
$$\propto I_{b1}$$
 (3.4)

When the dc gain is designed higher, the current I_{b1} should be smaller. On the other hand, considering of the higher unity-gain bandwidth, the current I_{b1} must be

larger. It is a trade-off between dc gain and conversion speed here.

The proposed slew-rate enhancement operational amplifier with low power is shown in figure 3.4(b). At first, adding the M_{e1} and M_{e2} is a solution. Because when the operational amplifier is in negative feedback, the operational amplifier is in slewing, and V_X or V_Y drops and turns on one of M_{e1} and M_{e2} . The turned-on PMOS provides additional transition current to finish the slewing transition. For example, if V_{i-} is high and drives the M_2 in linear region, V_Y must be pulled to low voltage. Then M_{e2} will be turn on by V_Y , and provides an immediate current I_{c1} to charge V_{o-} so that V_{o-} can follow V_{i-} and speed up the transition behavior in shorter time.


But this transition behavior is single end to the output, so M_{e3} to M_{e8} are added to make the transition behavior more balanced. The operation of slew rate enhancement will be the same as before. Besides, when V_Y is pulled to low voltage, not only M_{e2} but also M_{e4} are turn on. Depending on the current mirror formed by M_{e7} and M_{e8} , it could provide the current I_{e2} which is similar to I_{c1} to discharge V_{o+} so that V_{o+} could follow V_{i+} as soon as possible. During the slewing period, the slew rate of the operational amplifier is shown in equation (3.5) and is larger than the conventional one.


$$SlewRate \propto \left(I_{b1} + I_{c1} + I_{c2}\right) \tag{3.5}$$

The transition behavior comparison results between the slew-rate enhancement operational amplifier and the conventional one are shown in figure 3.5. In the figure 3.5 (a), it is the conventional folded-cascode operational amplifier transition behavior in sample and hold mode, and its slew-rate is 132M V/sec. When reducing output current I_{b1} to maintain high gain and reduce power consumption, the slew-rate is 115M V/sec which is plotted in figure 3.5 (b) lower than before. In figure 3.5 (c), adding the M_{e1} and M_{e2} improves the slew-rate and maintains in high dc gain. The

slew-rate is 149M V/sec, and the additional current I_{c1} is about 37.7 μ A. The complete transition behavior of the slew rate enhancement operational amplifier with M_{e1} to M_{e8} is shown in figure 3.5 (d). The additional slewing current I_{c1} is about 37.7 μ A and I_{c2} is about 37.4 μ A, and the slew-rate is 164M V/sec. From the comparison plots, the slew rate enhancement operational amplifier can reach faster slewing and lower power consumption than the conventional folded-cascode one.

When slewing is finished in negative feedback of the operational amplifier, input pairs M_1 and M_2 are recovered to saturation region, then V_X and V_Y will turn off the M_{e1} to M_{e4} like switches. The additional MOS switches are turn on in transition without affecting the gain or unity-gain bandwidth obviously.





(b)




Figure 3.6 Transition behavior comparison (a) Conventional folded-cascode (b) Lower current (c) Adding M_{e1} and M_{e2} (d) Complete slew rate enhancement

(d)

The relationship between I_{a1} and I_{b1} is a question. In the conventional folded-cascode operational amplifier, the currents in the input stage and the output stage are equivalent roughly. Now, decreasing the current I_{b1} to enlarge the DC gain, and keeping the current I_{a1} to maintain the total transconductance are feasible. How to estimate the ratio between I_{a1} and I_{b1} ? It can be obtained from the requirement of stability in the closed-loop. If the requirement of phase margin is designed to 63°, it means the relationship between the dominant pole and the 2^{nd} pole is shown in equation (3.6).

$$PM = \tan^{-1}(\frac{2^{\text{nd}} \text{ pole}}{\text{dominant pole}}) = \tan^{-1}(\frac{f_2}{f_t}) = 63^{\circ}$$
 (3.6)

The dominant pole and the 2^{nd} pole are defined as in equation (3.7). The parameter g_{m1} and g_{m5} are the transconductance of the M1 and M5 respectively in

figure 3.4. C_L is the output loading, and C_t is the total capacitance of the node X.

$$f_{t} = \frac{g_{m1}}{2\pi C_{L}}, f_{2} = \frac{g_{m5}}{2\pi C_{t}}$$
(3.7)

The equation (3.6) and equation (3.7) can be combined to the equation (3.8). The ratio between g_{m1} and g_{m5} can be found out so that the current I_{a1} and I_{b1} can also be designed.

$$C_L: 2C_t = g_{m1}: g_{m5} (3.8)$$

From the equation (2.6), the feedback factor could be defined as the ratio between thee feedback capacitor and sampling capacitor. And in this proposed architecture, the feedback and sampling capacitor are the same one. Considering the parasitic capacitor in the input of the operational amplifier, the feedback factor almost is 1. So that the equation (2.9) and (2.12) could be modified to

$$A > 2^{N+1} \tag{3.9}$$

$$f_{u} > \frac{\Sigma(N+1)\frac{\ln 2}{T_{\phi 2}}}{\beta} \tag{3.10}$$

If considering of N=9 bits, the specification of the operational amplifier can be obtained from equation (3.9) and (3.10). So that the dc gain of the slew rate enhancement operational amplifier should be larger than 60.2dB, and the unity-gain bandwidth should be larger than 107MHz. And the input range of the operational amplifier is $\pm 400mV$.

From the specification calculated from above, the simulation result of the slew rate operational amplifier is compared with the conventional folded-cascode scheme including corners, DC gain, unity-gain bandwidth, phase margin and power in Table 3.1. The total power saving can be up to 21.6% with other similar specification in TT corner. In table 3.2, it lists the post simulation of the slew-rate enhancement operational amplifier, and the specification is still satisfied the requirements described

above.

Table 3.1 Conventional folded-cascode V.S S/R enhancement opamp

	Conventional folded cascade			S/R enhancement (Pre-Sim)		
Corner	TT	FF	SS	TT	FF	SS
Gain(dB)	61.2	58.6	60.1	67.8	63.6	67.3
$f_u(MHz)$	146	148	139	140	147	130
PM (°)	75	76	74	65	68	63
Power(mw)	0.532			0.417		
Power saving is about 21.6% (TT)						

Table 3.2 Post-simulation of S/R enhancement opamp

S/R enhancement (Post-Sim)			
Corner	TT	FF	SS
DC Gain(dB)	67	62	64
Unity-Gain Frequency f _u (MHz)	137	145	127
Phase Margin (°)	64	63	61

3.2.2 Comparator

The scheme [8] in this design is shown in Figure 3.6. Because this cyclic ADC adopts 3.5bits per cycle, the sub-region of the full scale is 15, so that the number of the comparator is up to 14 much more than applied in 1.5bits MDAC generally.

This architecture of comparator has three advantages. The first is that there is no static power consumption. The second is the architecture is simple, and the third is it used only one clock to judge the input data. To avoid additional power consumption for so many comparators is important, and the simple architecture and one clock used can implement the layout simple and well.

The comparator is composed by the dual source couple pair differential

difference preamplifier and the regenerative latch. When V_{clk} is low, comparator operates in reset mode, and the M_5 and M_6 are off. At the same time, V_{O1} and V_{O2} are charged to VDD caused by M_{11} and M_{12} are in linear region. When V_{clk} is high, the comparator operates in evaluate mode, and the input voltage compares with the reference voltage. Later, the regenerative latch can keep the comparison result at the falling edge pulse of the V_{clk} .




Figure 3.7 Comparator scheme

Considering the effect of mismatch and layout asymmetry, the comparator will produce offset voltage. The comparator offset tolerance is about 25mV in this 3.5bit per stage cyclic ADC. To simulate the effect of mismatches, randomly change the V_{th0} , channel width (W), and channel length (L) variations. The standard deviations are as below


$$\sigma(\Delta V_{t}) = \frac{A_{v_{t}}}{\sqrt{WL}} \qquad \frac{\sigma(W)}{W} = \frac{A_{\beta}}{\sqrt{WL}}$$
(3.11)

In the 0.18µm TSMC CMOS technology, parameters are shown in table 3.3

Table 3.3 Mismatch parameter

1.8V NMOS	1.8V PMOS	3.3V NMOS	3.3V PMOS
3.635*geo_fac	4.432*geo_fac	6.227*geo_fac	4.525*geo_fac
0.458*geo_fac	0.396*geo_fac	0.365*geo_fac	0.247*geo_fac
0.373*geo_fac	0.326*geo_fac	0.298*geo_fac	0.201*geo_fac
0.101*geo fac	0.0873*geo fac	0.0804 *geo fac	0.0543*geo_fac
	3.635*geo_fac 0.458*geo_fac 0.373*geo_fac	3.635*geo_fac	3.635*geo_fac 4.432*geo_fac 6.227*geo_fac 0.458*geo_fac 0.396*geo_fac 0.365*geo_fac 0.373*geo_fac 0.326*geo_fac 0.298*geo_fac

From 500 time Monte Carlo simulations, the distribution of offset voltage is plotted in figure 3.7(a) to (g). Because there are 14 sets of comparator in this architecture for 3.5bits per cycle, it needs to simulate for 7sets different reference voltage. By estimating as Gaussian distribution, the standard variation (σ) is 5mV less than 25mV in constraint.






Figure 3.8 500 times Monte Carlo simulation (a) V_r =25mV (b) V_r =75mV (c) V_r =125mV (d) V_r =175mV (e) V_r =225mV (f) V_r =275mV (g) V_r =325mV

3.2.3 The Calibration Circuit

After the residue which subtracted by the analog input and the appropriate

reference voltage is taken, the residue will be amplified to full scale and start the next cycle of conversion. Figure 3.8 shows the calibration architecture [9] applied in this 3.5bits per cycle of the cyclic ADC. Because it process 3.5bits per cycle, so the residue needs to be amplified 8 times to the full scale, and the architecture adopts the open-loop amplifier to be amplification circuit.

But how large of the stage amplifies by the open-loop amplifier? The calibration circuit with servo loop is adopted to control the stage gain to be 8. The replica amplifier is the same as the open-loop amplifier completely. When the residue is subtracted and hold in clock phase2, the V_{REF} is sampled into the capacitor Cs at the same time. Later, the V_{REF} is in the input of the replica open-loop amplifier. Because of the charge sharing effect by the parasitic capacitor in the input, the amplified voltage would be less than 8 times of V_{REF} at clock phase3. Finally, the $8V_{REF}$ from dc will be compared with the amplified V_{REF} in the input of the error amplifier. After comparing the difference between $8V_{REF}$ and the amplified V_{REF} , the output voltage passes through the low-pass filter in the backend and feedbacks to the both open-loop amplifier in signal path and the replica in calibration. By adjusting the control voltage, it can provide a signal to fine tune the resistance in both two open-loop amplifiers so that it can control the stage gain is about 8 by the servo-loop. The detail of the open-loop amplifier and the error amplifier are introduced in the below.




Figure 3.9 Calibration circuit

3.2.4 Open-Loop Amplifier

The proposed open-loop amplifier [10] is shown in Figure 3.9, and it provides the amplification for the residue to full scale. The open-loop amplifier is a simple common-source amplifier. The current source M_{SP1} and M_{SP2} are added to enhance the dc gain. Otherwise, to increase the linearity and reduce the gain error, the R_{S1} and R_{S2} are added. The voltage V_{ctrl} from the calibration circuit could adjust the resistance of M_R to derive the amplified residue is as near the value of $8V_{REF}$ as possible.




Figure 3.10 Open-Loop amplifier

The gain of this open-loop amplifier is

$$A_{0} \approx \frac{g_{M1}R_{D1}}{1 + g_{M1}\left(R_{S1} + \frac{1}{2}R_{MR}\right)}$$
(3.12)

If the product of $g_{M1}R_{S1}$ is much larger than 1, the gain could be simplified to the ratio between R_{D1} and the sum of R_{S1} and the resistor of M_R . Because of the parasitic capacitor effect in the input of open-loop amplifier, the gain of it must be compensated and larger than the stage gain 8, which is shown

$$A_0 \ge \frac{C}{C + C_P} \times \text{stage gain} \tag{3.13}$$

, and the trend chart between the DC gain of the open-loop amplifier and V_{ctrl} is plotted in figure 3.10.




Figure 3.11 The DC gain of the open-loop amplifier V.S Vctrl




Figure 3.12 FFT of the open-loop amplifier

To ensure the linearity of the open-loop amplifier, it can be verified from the FFT simulation, which is shown in figure 3.11. In the figure 3.11, except the main signal tone in 1MHz, the more obvious signal tone in 3MHz from 3rd harmonic distortion is about -54.4dB. The 3rd harmonic distortion is much less -44dB which is the requirement of remained resolution after 1st amplification.

Besides considering of dc gain, the unity gain bandwidth is the other important specification in the design of the open-loop amplifier. From the step response in equation (3.14), the speed requirement can be simplified to equation (3.15). N is the residual resolution, τ_a is the time constant of the open-loop amplifier, and t_s is the time for residue voltage amplifying. The unity gain bandwidth from equation (3.15) should be larger than 300MHz, and it is 322MHz in this design.

$$V_o = V_{step} (1 - e^{-t/\tau_a})$$
 (3.14)

$$t_s > 0.69(N+1)\tau_a$$
 (3.15)

3.2.5 Error Amplifier

The error amplifier is in the calibration circuit and is responsible to verify the comparison result between the amplified residue and $8V_{REF}$, and drives the V_{ctrl} after a low pass filter. It is composed by a dual source couple pair which verifies and amplifies the difference, and a negative transconductance load which enlarges the gain. The amplifier cascades the common source amplifier to transmit out the comparison result from differential to single end. The figure 3.12 shows the scheme of the error amplifier. The dc gain of the error amplifier is 49.4dB, and total power consumption is about 0.64mW. On the other hand, the transition behavior in servo loop is shown in figure 3.13, and the settling time form static to active is less than 800ns.




Figure 3.13 Error amplifier scheme




Figure 3.14 Error amplifier transition behavior

3.2.6 Clock Generator

1896

Figure 3.14 is the proposed clock generator architecture adopting the time re-scheduling technique. The clock pulse from the clock generator is not the same but asynchronous for decreasing the time in process in the remained cycle because of the remained resolution is not as many as initial condition.





Figure 3.15 Clock generatior scheme

It is composed by frequency dividers, the multiplexer and delay chains. When the clock signal from outside pulse generator inputs the local clock generator, the 3 frequency dividers in series connection divide the 200MHz pulse form outside into 100MHz, 50MHz and 25MHz respectively. The function of the first divider is applied to get pulse with less noise and synchronous for all pulse produced from the clock generator. The D-Flip Flops with set/reset function are series in connection, and ensure the pulse could be a cycle. Then the pulse from the D-Flip Flops circle can pass the delay chains and compose the clock pulse for this cyclic ADC. The proposed waveform is shown as figure 3.15(a), and the simulation result is shown in figure 3.15(b).



(a)





Figure 3.16 Timing diagram (a) proposed clock pulse waveform (b) Simulation result

CHAPTER 4

EXPERIMENT RESULT

4.1 Floor Plan and Layout

The implementation of the cyclic ADC has been integrated in a 0.18µm CMOS process. The active area of the ADC is $0.7\times0.3\text{mm}^2$ and the die size is $1.2\times0.86\text{mm}^2$. Figure 4.1 shows the layout and floor-planning of the chip. The analog and digital parts are separated and main circuit such as operational amplifier and open-loop amplifier are far away from digital circuit for noise issue. The comparators, switches and capacitors array are placed between digital and main analog circuits. ESD pads are applied in all input and output of the chip.



(a)





Figure 4.1 The diagram of chip (a) layout (b) floor-planning

4.2 System Simulation Result

4.2.1 Dynamic Simulation

Figure 4.2 shows the pre-simulated and post-simulated FFT plot in TT corner. The SNDR, SFDR, and ENOB at 1MHz and 5MHz input signal and at 10MS/s sampling frequency are shown.







Figure 4.2 Simulated FFT ,and at sampling rate=10MS/s

- (a) Pre-simulation and 1MHz input (b) Pre-simulation and 5MHz input
- (c) Post-simulation and 1MHz input (d) Post-simulation and 5MHz input

a Shiller

The SFDR when input is in 1MHz and 5MHz are 57.4dB and 58.9dB in pre-simulation. The ENOB when input is in 1MHz and 5MHz are 7.84bits and 7.81bits in pre-simulation respectively. The SFDR when input is in 1MHz and 5MHz are 54.6dB and 56.5dB in post-simulation. The ENOB when input is in 1MHz and 5MHz are 7.79bits and 7.70bits in post-simulation respectively.






Figure 4.3 Pre-simulation and post-simulation in Corner

- (a) Pre-simulation and post-simulation SNDR in corner
- (b) Pre-simulation and post-simulation SFDR in corner

The variation from the wafer foundry will affect the characteristics of transistors, so corner simulations for TT, FF and SS are also needed. Figure 4.3 is the SFDR and SNDR plot which is pre-simulation and post-simulation result when input frequency is from 1MHz to 5MHz, and the resolution are above 7.3bits in all corner, especially in FF corner, it can achieve 8 bits. But in SS corner, it will be worse. When sampling in 5MHz, the simulation results will be worse than in 1MHz in all corners generally.

4.2.2 INL and DNL

INL and DNL show the non-linearity performance of this cyclic ADC. Figure 4.4 (a) is the DNL and INL plot in pre-simulation. The DNL is about 0.6LSB, and the INL is about 0.68LSB. In figure 4.4(b), the DNL and INL plot in post-simulation is shown. The DNL is about 0.69LSB and the INL is 0.90 LSB. The linearity is worse in the full swing near ±400mV is because the linearity of open-loop amplifier is not as good as in small swing. The LSB is 9bit resolution to full scale input.




Figure 4.4 DNL and INL (a) Pre-simulation and post-simulation DNL (b) Pre-simulation and post-simulation INL

4.2.3 Specification Table

Table 4.1 shows the performance summary simulated in 0.18µm TSMC CMOS process. The conversion rate is 10MS/s and the resolution is 9bit. In post-simulation, the ENOB is 7.84bit and 7.81bit at input frequency is 1MHz and 5MHz, respectively. The total power is 3.6mW. Then the digital circuit consumes about 1.5mW, and

analog circuit consumes 2.1mW. The detailed power distribution is shown below in figure 4.5.

The FOM is defined as

$$FOM = \frac{Power}{2^{ENOB} \times Conversion \ rate}$$
 (5.1)

In this design, the FOM is 1.7pJ/Setp at input frequency is 1MHz and at post-simulation.

Table 4.1 ADC specification of pre-simulation and post-simulation

	Pre-sim	Post-sim		
Technology	0.18μm CMOS process			
Resolution	9bit			
Supply voltage	1.8V			
Signal Swing	+/-400mV			
Conversion rate	10MHz			
SNDR	48.77dB @ 1MHz input 49.02dB @ 5MHz input	48.66dB @ 1MHz input 47.12dB @ 5MHz input		
ENOB	7.81bit @ 1MHz input 7.85bit @ 5MHz input	7.79bit @ 1MHz input 7.70bit @ 5MHz input		
Power consumption	2.1mW [Analog] 1.5mW [Digital]			
	3.6mW	[Total]		




Figure 4.5 Power consumption of each block

4.3 Experiment Result

4.3.1 Measurement Consideration

The environment of measurement is shown in figure 4.6. The analog input signal is generated from the signal generator E4438C manufactured by Agilent. Then the analog input signal passes through the band-pass-filter (BPF) which filtered out the noise. At the back of the band-pass-filter, the balun is applied to transform the single end signal to differential end, then the differential signal transmits into the chip on the PCB. All the analog and digital power supplies and dc bias current are supplied from Agilent E3630A power supply, and the clock pulse is generated from the pulse generator Agilent 8133A. After the conversion is finished, the resolved digital codes are sent to the logic analyzer Agilent 16700. At last the data could be downloaded to the personal computer, and is processed to calculate the SNDR, SFDR and INL and son on... by Matlab.




Figure 4.6 The environment of measurement

4.3.2 Measurement Result

The die photo of this ADC is shown in the figure 4.7. The relative sine wave of the ADC digital output when the analog sine signal inputs is shown in the figure 4.8, and it is expressed by decimals. The figure is similar to the triangular wave caused by the 4th pad output inactive, and there is no any obvious voltage variation near ground from this pad when the analog input varies. Therefore the 4th pad can't bring out logic 1 to contribute to this conversion. Besides, the lost digital code might cause the output failed to calculate the total conversion performance of 9 bits from FFT. The DNL is about +43 / -1 LSB and the INL is about +38 / -39 LSB which are plot in the figure 4.9 and figure 4.10 respectively. Even though the total performance can't be shown from FFT plots easily, some things still could justify the chip is active. At first, the digital output could follow the varying analog input like the figure 4.8 which means the total operation is normal in the analog circuit. Otherwise the residue could be wrong or the output of the open-loop amplifier could be saturated and the digital output of the ADC must not be able to like shown. And second, the abnormal DNL

and INL plots are caused from the lost digital code in 9bits resolution. But if the linearity range backed to the first 3 bits, the INL range could be regarded as less than 1 LSB. It means the 1st conversion cycle is active. Both above the two reasons, the ADC could be active if the 4th pad is normal.





Figure 4.7 The die photo of the ADC



 $Figure \ 4.8 \quad The \ sine \ wave \ of \ the \ ADC \ output$




Figure 4.9 The DNL of the ADC




Figure 4.10 The INL of the ADC

CHAPTER 5

CONCLUSION

Table 5.1 summarizes the benchmark of the performance for the cyclic ADC. The power supply is 1.8V in this work, and the SNDR is 48.68dB and ENOB is 7.79bit in simulation at sampling rate is 10MS/s and input frequency is 1MHz. The FOM shows 1.7pJ/step. Compare to other references shown in table I, the FOM performance is better than [11]-[14] especially in power consumption. Otherwise, the paper [15] is better in power consumption, but the sampling rate is only 1MHz less than this thesis. Although the improvements of these ADCs [15]-[17] are obvious in FOM, the similar techniques and concepts are adopted such as timing re-schedule and multi-bits throughput.

Table 5.1 Performance summary of cyclic ADC

	2005	2009	2006	This
	JSSC[11]	JSEN[13]	VLSI[12]	Work
Technology	0.18µm	0.18µm	0.13µm	0.18µm
Type	Cyclic	Cyclic	Cyclic	Cyclic
Supply Voltage	0.9V	3.3V	3V	1.8V
Resolution	12bit	10bit	11bit	9bit
Conversion Rate	5MS/s	14MS/s	10MS/s	10MS/s
SNDR	50dB	52.44dB	56dB	48.68dB
Power	12mW	21.62mW	15mW (ADC 10.5mW DLL 4.5mW)	3.6mW
DNL/INL	0.6/1.4	0.79/1.89	0.9/3.5	0.69/0.9
Active Area	1.4mm ²	0.381mm ²	0.19mm ²	0.21mm ²
FOM(pJ/step)	9.3	4.5	2.9	1.7

$$FOM = \frac{Power}{2^{ENOB} \times Conversion \ rate}$$

The low power 9bit, 10MS/s cyclic ADC was fabricated by 0.18µm 1P6M TSMC CMOS technology, and the chip size is 1.2×0.86 mm², the active area is 0.7× 0.3 mm². The total cyclic ADC consumes 5.7mW under 1.8V power supplies in real because bias shift when measuring. It achieves an SFDR of 54.66dB and an SNDR of 46.68dB, and differential nonlinearity (DNL) and integral nonlinearity (INL) are 0.69LSB and 0.90LSB, respectively in simulation.

Although the measurement result is not as good as we expected, there are still several characteristics could be effective. At first, the proposed slew-rate enhancement operational amplifier can satisfy the high gain, high bandwidth and low power without sacrificing the transition behavior. Second, the single capacitor scheme enables the feedback almost to 1, so that it can ease the design requirement of the operational amplifier. Third, multi-bits throughput and time re-scheduling technique can accelerate the total conversion speed up to 10MHz/s. Forth, the analog background calibration technique which includes the CMFB in open-loop amplifier could be applied to improve the SNDR and ENOB. Besides, it can save more power consumption further by turning off the calibration circuit.

REFERENCE

- [1] B. Murmann, "ADC performance survey 1997-2010," [Online]. Available: http://www.stanford.edu/~murmann/adcsurvey.html.
- [2] MAXIM, 'Pipeline ADCs come of age',2000
- [3] R. Jacob Baker, "CMOS Circuit Design, Layout, and Simulation," 2nd Edition, IEEE Press, 2005.
- [4] B. Ginetti, P. G. A. Jespers, and A. Vandemeulebroecke, "A CMOS 13-b cyclic RSD A/D converter," *IEEE J. of Solid-State Circuits*, vol. 27, pp. 957–965, July 1992.
- [5] B. Soufi, S. Q. Malik, and R. L. Geiger, "A capacitor sharing technique for RSD cyclic ADC", *in Proc. of IEEE Midwest Symp. Circ. Systems*, pp. 132-138., August 2005.
- [6] I. Mehr and L. Singer, "A 55-mW 10-bit, 40-Msample/s nyquist-rate CMOS ADC," *IEEE J. Solid-State Circuits*, vol. 35, no. 3, pp. 318–325, Mar. 2000.
- [7] S. H. Lewis, "Optimizing the stage resolution in pipelined, multistage, analog-to-digital converters for video-rate applications", *IEEE Trans. Circuits Syst.-II*, vol. 39, pp. 516 523, 1992.
- [8] L. Sumanen, M. Waltari, and K. Halonen, "A mismatch insensitive CMOS dynamic comparator for pipeline A/D converters," in *Proc. of IEEE Int. Conf. Electronics Circuits and Systems (ICECS)*, Dec. 2000, vol. 1, pp. 32–35.
- [9] D.-L. Shen and T.-C. Lee, "A 6-bit 800-MS/s pipelined A/D converter with open-loop amplifiers," *IEEE J. of Solid-State Circuits*, vol. 42, no. 2, pp. 258-268, Feb. 2007.
- [10] B. Murmann and B. Boser, "A 12-bit 75 Ms/s pipelined ADC using open-loop residue amplifier," *IEEE J. of Solid-State Circuits*, vol. 38, no. 12, pp. 2040–2050, Dec. 2003.
- [11] J. Li, G.-C. Ahn, D.-Y. Chang, and U.-K. Moon, "A 0.9-V 12-mW 5-MSPS algorithmic ADC with 77-dB SFDR." *IEEE J. of Solid-State Circuits*, vol. 40, no. 4, pp. 960–969, April. 2005.
- [12] M.-G. Kim, et. al. "A 10MS/s 11-b 0.19mm2 algorithmic ADC with improved clocking," *IEEE Symp. on VLSI Circuits Dig, Tech. Papers*, pp. 49-50, Jun. 2006.
- [13] J.-F. Lin, S.-J. Chang, C.-F. Chiu, H.-H. Tsai, and J.-J. Wang, "Low-power and wide-bandwidth cyclic ADC with capacitor and OPAMP reuse techniques for CMOS image sensor application," *IEEE* Sensors Journal, vol. 9, no. 12, pp. 549-553, Dec. 2009.
- [14] H. Zhang, Q. Li and E. Sa´nchez-Sinencio, "Minimum current/area

- implementation of cyclic ADC" Electronics Letters, Vol. 45, No. 7, pp.26, Mar. 2009 .
- [15] C.-C. Liu, S.-J. Chang, G.-Y. Huang, Y.-Z. Lin, C.-M. Huang, C.-H. Huang, L. Bu, and C.-C. Tsai, "A 10b 100MS/s 1.13 mW SAR ADC with binary-scaled error compensation," ISSCC, pp. 386-387, 2010.
- [16] Y.-C. Huang, T.-C. Lee, "A 10b 100MS/s 4.5mW pipelined ADC with a time sharing technique," ISSCC, pp. 300-301, 2010.
- [17] Y.-C. Huang, T.-C. Lee, "A 0.02-mm² 9-Bit 50-MS/s Cyclic ADC in 90-nm Digital CMOS Technology," *IEEE Journal Solid-State Circuits*, vol. 45, no. 3, pp. 610-619, Mar. 2010.

