

# 氧空缺和雙極電荷層於多晶矽-氧化矽-氮化矽-氧化矽-矽形式非揮發性記憶體的應用

學生：朱柏鑄 指導教授：簡昭欣 博士

國立交通大學

電子工程學系 電子研究所碩士班



在本篇論文中，我們將由於氬氣退火在二氧化鈿( $HfO_2$ )上產生的氧空缺應用到二氧化鈿( $HfO_2$ )薄膜和二氧化鈿( $HfO_2$ )微晶粒記憶體電容上。我們發現在 300 度 C 氬氣退火一小時後，二氧化鈿( $HfO_2$ )薄膜記憶體電容表現出最大的遲滯電壓差值(hysteresis)。並且在 500 度 C 氬氣退火一小時後，二氧化鈿( $HfO_2$ )微晶粒記憶體電容顯示出最大的遲滯電壓差值。我們確認以二氧化鈿( $HfO_2$ )薄膜或二氧化鈿( $HfO_2$ )微晶粒為電荷捕捉層的 SONOS 型記憶體結構可以藉由以氬氣退火所產生的氧空缺來增大記憶窗口。

再者，我們將在氧化鋁( $Al_2O_3$ )和二氧化矽( $SiO_2$ )的接面上產生的”本質偶極”(intrinsic dipole)的觀念應用到二氧化鈿( $HfO_2$ )薄膜和二氧化鈿( $HfO_2$ )微晶粒記憶體電容上。我們指出經由在 SONOS 型記憶體電容中引入一層極薄(約 1 奈米)的高介電常數材料( $HfO_2$  或  $Al_2O_3$ )可以有效的調節金屬電極的功函數。我們

發現對於二氧化鉻( $HfO_2$ )薄膜和二氧化鉻( $HfO_2$ )微晶粒記憶體電容來說，經由在電荷捕捉層和穿遂氧化層的中間引入一層極薄(約 1 奈米)的氧化鋁( $Al_2O_3$ )，配合適當的氮氣退火溫度，我們甚至可以得到更大的遲滯電壓差值。

最後，我們提出一種雙極電荷層的新穎 SONOS 型非揮發性快閃記憶體結構。我們在穿遂氧化層之上引入一層約 1 奈米的氧化鋁( $Al_2O_3$ )來造成雙極電荷的產生，並且使得寫入動作較為簡易。因此我們得到較快的寫入速度。更甚的是，這種新穎結構的 SONOS 型記憶體較傳統 SONOS 記憶體有更好的資料持久性。因此我們相信具有雙極電荷層的 SONOS 型快閃記憶體將有機會參與下個世代非揮發性記憶體的應用。



# **Applications of Oxygen Vacancies and Dipole Layer Engineering on SONOS-type Nonvolatile Memory**

**Student: Po-Chi Chu      Advisor: Dr. Chao-Hsin Chien**

**Department of Electronics Engineering &**

**Institute of Electronics**

**National Chiao Tung University**




In this thesis, we utilize oxygen vacancies generated by forming gas anneal (FGA) to our HfO<sub>2</sub> thin film and nanocrystal memory capacitors. We find out that HfO<sub>2</sub> thin film memory capacitors show the highest hysteresis for FGA temperature of 300°C for 1 hour. And HfO<sub>2</sub> nanocrystal memory capacitors demonstrate the largest hysteresis for FGA temperature of 500°C for 1 hour. We confirm that it is effective to enlarge the memory window for SONOS-type memory structure with HfO<sub>2</sub> thin film or HfO<sub>2</sub> nanocrystal trapping layer by the FGA-generated oxygen vacancies.

Next, we adopt the concept of “intrinsic dipole” formed at Al<sub>2</sub>O<sub>3</sub>/SiO<sub>2</sub> interface to our HfO<sub>2</sub> thin film and nanocrystal memory capacitors. We demonstrate that modulating the gate effective work function by incorporating an ultra-thin (~1nm)

high-k layer ( $\text{HfO}_2$  or  $\text{Al}_2\text{O}_3$ ) in our SONOS-like memory capacitor is valid. We show that both for  $\text{HfO}_2$  thin film and nanocrystal memory capacitor, the hysteresis could further be enhanced by incorporating a  $\sim 1\text{nm}$   $\text{Al}_2\text{O}_3$  layer between trapping layer and tunnel oxide with appropriate temperature of FGA.

Finally, we propose a novel nonvolatile SONOS-type flash memory with dipole layer engineering. We incorporate a  $\sim 1\text{nm}$   $\text{Al}_2\text{O}_3$  layer upon the tunnel oxide to induce dipole formation and results in easier programming. Thus we get higher programming speed. Furthermore, the novel SONOS-type flash memory exhibits better retention performance than the conventional SONOS memory. Therefore, we believe that SONOS-type flash memory with dipole layer engineering can be a candidate for next-generation nonvolatile memory applications.



# 誌 謝

在這兩年的研究所生涯中，首先我要感謝我的指導教授 簡昭欣 博士。在學術研究上，簡老師實事求是的精神與嚴謹的研究態度，是我欽佩與學習的對象。每次咪挺時總能不吝指出我的缺點，使我在學術研究這條路上可以得到更多的啟發與收穫。豁達的人生觀念與腳踏實地的處事態度給予我未來的人生道路上很多的思考方向。

感謝奈米元件與記憶體實驗室 NDMU 各位學長，同學，還有學弟們。宣凱學長，實驗技巧還有機台的訓練從無到有都是靠你一次一次不厭其煩的教我，剛開始起步的時候都是靠你帶我進進出出無塵室，到我對於整個實驗流程弄清楚還有實驗表單的跑法，感謝你，雖然我到後來都會嗆你，但我是無心的啊，哈哈！希望你畢業後可以順順利利的。家豪學長，感謝你教我許多元件方面的概念，對於實驗後期的量測上對我有很大的幫助。効諭，欣哲，敬倫，弘森，猛飛，登緯，還有宇彥學長，感謝各位學長不管是在學業或是實驗上都給我很大的幫助。感謝已經畢業的林育賢學長，感謝你在忙碌的上班中還要接受我電話的騷擾，感謝學長給我記憶體元件的觀念還有實驗上很多的建議。還有直升博士班的政庭和宗佑，感謝政庭給我實驗上很多的建議，實驗概念跟元件觀念超強的啊！還有感謝宗佑，常常跟你借實驗器材還有前期 ALD 的協助。感謝耀陞，實驗後期常常往奈米中心跑，感謝你不斷幫助我，常常跟你說是最後一批卻一直還有下一批，哈哈！感謝文朋，實驗室笑點都靠你了，後來一些口試的事都麻煩你去做，辛苦了！希望大家以後常常約出來一起吃飯啊！感謝宗霖，國永，禎晏，宏基，還有各位學弟，實驗室因為有你們氣氛常常很歡樂。感謝在無塵室裡常常幫助我的若芬學姊，謝謝妳給我許多機台上的協助。還有感謝國家奈米元件實驗室(NDL)的志彥學長，感謝你不斷的提供我 MOCVD 機台的協助，感謝明瑞學長，給我實驗上許多寶貴的建議。感謝豪育學長，感謝你幫我解決元件上的問題還有提供我實驗上的幫

助。感謝 NDL 各位操作員還有各位工程師的幫忙，感謝你們在我實驗當中適時的給我方便，感謝各位，如果有造成不便的地方，還請各位多多包涵。

最後，我要感謝我溫馨又可愛的家庭。爸，我記得我小時候總是很怕你，從小就樹立一個威嚴的父親形象，但是長大後才發現你對我們的管教是非常的用心，還有都把錢花在我們小孩的教育費上，自己卻很省吃儉用，爸，感謝你，才能讓我在沒有經濟負擔下完成學業。媽，從小到大你就對我們小孩付出滿滿的愛，我一路的求學生涯中，都是你在背後默默的幫我打理一切，給我無後顧之憂的生活。姊，在我心中，你真的是一個非常稱職的大姐，或許因為我們年紀相仿，很多事情和困難我都會找你說，你也都會很罩的幫我解決一切，感謝姊，以後還要請你多多照顧，希望妳的感情和工作一切順利。妹，想不到你也上大學了，時間真快，你是我們三個兄弟姊妹中年紀最小的，大家都最疼妳，我知道妳從小就很活潑，但是心思卻很細膩，有困難有事情可以找姐姐說，解決不了可以找我幫忙，還有，交男朋友後要記得帶來給我看啊！


感謝我可愛的女友，謝謝妳在我的研究生涯中不離不棄的照顧我，希望你可以順利的申請到理想的學校。

謹以此論文，獻給所有關心我的人以及我最親愛的家人。

朱柏錡  
於 國立交通大學電子工程學系 電子研究所  
中華民國九十八年八月

# Contents

<b>Abstract (Chinese).....</b>	<b>I</b>
<b>Abstract (English).....</b>	<b>III</b>
<b>Acknowledge.....</b>	<b>V</b>
<b>Contents.....</b>	<b>VII</b>
<b>Figure Captions.....</b>	<b>X</b>
<b>Table Lists.....</b>	<b>XV</b>



<b>Chapter 1 Introduction.....</b>	<b>1</b>
1.1 Overview.....	1
1.2 Motivation.....	6
1.3 Thesis Organization.....	6
<b>Chapter 2 Effects of Oxygen Vacancies on HfO<sub>2</sub> Thin Film and Nanocrystal Memory Capacitors.....</b>	<b>13</b>
2.1 Introduction.....	13
2.2 Experiment.....	15
2.3 Results and Discussions.....	16
2.3.1 High-k Thin Film Memory Capacitor.....	16
2.3.2 HfO <sub>2</sub> Nanocrystal Memory Capacitor.....	17
2.4 Summary.....	19

<b>Chapter 3 Effects of Electric Dipole on HfO<sub>2</sub> Thin Film and Nanocrystal Memory Capacitors.....</b>	<b>37</b>
3.1 Introduction.....	37
3.2 Experiment.....	38
3.3 Results and Discussions.....	39
3.3.1 Analysis of Dipole Layer Engineering.....	39
3.3.2 HfO <sub>2</sub> Thin Film Memory Capacitor with Dipole Layer Engineering.....	40
3.3.3 HfO <sub>2</sub> Nanocrystal Memory Capacitor with Dipole Layer Engineering.....	41
3.4 Summary.....	42
<b>Chapter 4 Dipole Layer Engineering in SONOS Nonvolatile Memory Devices.....</b>	<b>61</b>
4.1 Introduction.....	61
4.2 Experiment.....	62
4.3 Results and Discussions.....	62
4.3.1 Program/Erase Operation.....	62
4.3.2 Retention.....	64
4.3.3 Endurance.....	65
4.4 Summary.....	65
<b>Chapter 5 Conclusions.....</b>	<b>77</b>
<b>Reference.....</b>	<b>79</b>

## Vita



# Figure Captions

## Chapter 1

Fig. 1.1 (a)Schematic of a basic ETOX flash memory device[5]. (b) Mechanism of programming by CHE injection and erasing by FN tunneling[5].

Fig. 1.2 Band diagrams of program and erase the ETOX device. Electrons flow during programming by CHE injection. Electron or hole flow during erasing by FN tunneling or BTBHH injection.

Fig. 1.3 Current-Voltage characteristics of a memory device in the programmed state and erased state display the  $V_{th}$  shift and memory window.

Fig. 1.4 (a)A schematic of a continuous FG structure showing that all the charges would leak through a single defect in the dielectric. (b) Charges stored in isolated storage nodes in the dielectric.

Fig 1.5 (a)Basic SONOS memory device structure. Arrows show paths of electron transport during memory operation. Electrons hop between traps. (b) Band diagram illustrating the physical process of SONOS programming operation sites within  $\text{Si}_3\text{N}_4$  film.

Fig. 1.6 (a)A schematic of nanocrystal memory. (b) The nanocrystal memory can store charge locally due to the well isolation of the adjacent nodes and effectively prevents the formation of conductive paths between each nanocrystals.

## Chapter 2

Fig. 2.1 (a)An illustration of Vo formation in ionic  $\text{HfO}_2$ . (b) A schematic of Vo

formation in covalent SiO<sub>2</sub>.

Fig. 2.2 (a)High-k thin film memory capacitor. (b) HfO<sub>2</sub> nanocrystal memory capacitor

Fig. 2.3 (a) Cross-sectional TEM image of HfO<sub>2</sub> and (b) Al<sub>2</sub>O<sub>3</sub> memory capacitor.

Fig. 2.4 (a) Capacitance-Voltage characteristics of HfO<sub>2</sub> thin film memory capacitor for no FGA sample and FGA temperature of 300°C, 350°C, and 400°C for 30min.(b)Capacitance-Voltage characteristics of HfO<sub>2</sub> thin film memory capacitor for FGA temperature of 450°C, 500°C, 550°C, and 600°C for 30min.

Fig. 2.5 (a)Capacitance-Voltage characteristics of Al<sub>2</sub>O<sub>3</sub> thin film memory capacitor for no FGA sample and FGA temperature of 300°C, 350°C, and 400°C for 30min.(b)Capacitance-Voltage characteristics of Al<sub>2</sub>O<sub>3</sub> thin film memory capacitor for FGA temperature of 450°C, 500°C, 550°C, and 600°C for 30min.

Fig. 2.6 Plane-view TEM image of the HfO<sub>2</sub> nanocrystal for 12nm HfSiOx layer after 950°C 60sec RTA treatment. The dot size is 3-8nm and the density is about  $2 \times 10^{12} \text{ cm}^{-2}$ .

Fig. 2.7 XPS spectra of HfSiOx film for *Hf 4f* and *Si 2p*. The HfSiOx is deposited for different flow rate of Hf and Si by MOCVD system.

Fig. 2.8 Capacitance-Voltage characteristics of HfO<sub>2</sub> nanocrystal memory capacitor for no FGA sample and FGA temperature of 400°C, 500°C, and 600°C for 30min.

Fig. 2.9 XPS analysis for *Hf 4f* of the HfO<sub>2</sub> nanocrystal memory capacitor for different FGA temperature for 1hour. These spectra indicate that after FGA, a large binding energy shift toward the lower direction is seen, mainly due to the formation of oxygen vacancies.

Fig. 2.10 Capacitance-Voltage characteristics of  $\text{HfO}_2$  nanocrystal memory capacitor for no FGA sample and FGA temperature of 300°C, 400°C, 500°C, and 600°C for 1hour.

## Chapter 3

Fig. 3.1 (a)Relationship between EWF of metal gate along with  $n^+$  poly-Si on high-k and  $\text{SiO}_2$ . (b)Schematic band diagram of  $\text{Al}_2\text{O}_3/\text{SiO}_2$ ,  $\text{HfO}_2/\text{SiO}_2$ , and  $\text{Y}_2\text{O}_3/\text{SiO}_2$  systems[55].

Fig. 3.2 Schematic of dipole layer engineering on SONOS-type memory capacitor.

Fig. 3.3 Schematic of  $\text{HfO}_2$  thin film memory capacitor with dipole layer engineering  
(a)between  $\text{HfO}_2$  and  $\text{SiO}_2$  (b)both below and on the top of  $\text{HfO}_2$ .

Fig. 3.4 Schematic of  $\text{HfO}_2$  nanocrystal memory capacitor with dipole layer engineering  
(a)below (b) on the top of (c) below and on the top of the  
 $\text{HfO}_2$  nanocrystal trapping layer. 396

Fig. 3.5 Schematic of CV curves for SONOS-type memory capacitor without and with  
( $\text{HfO}_2$  and  $\text{Al}_2\text{O}_3$ ) dipole layer engineering.

Fig. 3.6 XPS spectra of  $Hf\ 4f$  for  $\text{HfO}_2$  thin film memory capacitor with ~1nm  $\text{Al}_2\text{O}_3$  between  $\text{HfO}_2$  and bottom  $\text{SiO}_2$  for different FGA temperature from 300°C to 600°C for 1hour.

Fig. 3.7 CV characteristics of  $\text{HfO}_2$  thin film memory capacitor with ~1nm  $\text{Al}_2\text{O}_3$  between  $\text{HfO}_2$  and bottom  $\text{SiO}_2$  for different FGA temperature from 300°C to 600°C for 1hour.

Fig. 3.8 XPS spectra of  $Hf\ 4f$  for  $\text{HfO}_2$  thin film memory capacitor with ~1nm  $\text{Al}_2\text{O}_3$  both below and upon  $\text{HfO}_2$  trapping layer for different FGA temperature from 300°C to 600°C for 1hour.

Fig. 3.9 CV characteristics of HfO<sub>2</sub> thin film memory capacitor with ~1nm Al<sub>2</sub>O<sub>3</sub> both below and upon HfO<sub>2</sub> trapping layer for different FGA temperature from 300°C to 600°C for 1hour.

Fig. 3.10 CV characteristics of HfO<sub>2</sub> nanocrystal memory capacitor with ~1nm Al<sub>2</sub>O<sub>3</sub> between HfO<sub>2</sub> trapping layer and bottomSiO<sub>2</sub> for different FGA temperature from 300°C to 600°C for 1hour.

Fig. 3.11 XPS spectra of *Hf 4f* for HfO<sub>2</sub> nanocrystal memory capacitor with ~1nm Al<sub>2</sub>O<sub>3</sub> between HfO<sub>2</sub> trapping layer and top SiO<sub>2</sub> for different FGA temperature from 300°C to 600°C for 1hour.

Fig. 3.12 CV characteristics of HfO<sub>2</sub> nanocrystal memory capacitor with ~1nm Al<sub>2</sub>O<sub>3</sub> between HfO<sub>2</sub> trapping layer and top SiO<sub>2</sub> for different FGA temperature from 300°C to 600°C for 1hour.

Fig. 3.13 CV characteristics of HfO<sub>2</sub> nanocrystal memory capacitor with ~1nm Al<sub>2</sub>O<sub>3</sub> both below and upon HfO<sub>2</sub> trapping layer for different FGA temperature from 300°C to 600°C for 1hour.

## Chapter 4

Fig. 4.1 Schematic of novel SONOS flash memory structure with dipole layer engineering.

Fig. 4.2 Cross-sectional TEM image of Si/SiO<sub>2</sub>/HfO<sub>2</sub>/Si<sub>3</sub>N<sub>4</sub>/SiO<sub>2</sub>/poly-Si. The ultra-thin HfO<sub>2</sub> layer is well formed upon the bottom SiO<sub>2</sub>.

Fig. 4.3 Cross-sectional TEM image of Si/SiO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub>/Si<sub>3</sub>N<sub>4</sub>/SiO<sub>2</sub>/poly-Si. The ultra-thin Al<sub>2</sub>O<sub>3</sub> layer is well formed upon the bottom SiO<sub>2</sub>.

Fig. 4.4 Ids-Vgs curves for SONOS-type flash memory devices with Al<sub>2</sub>O<sub>3</sub> dipole layer engineering for different programming conditions.

Fig. 4.5 Programming characteristics of our SONOS-type memories as a function of pulse width for different operation conditions.

Fig. 4.6 Schematic of erasing characteristics of our novel SONOS-type flash memories with various operation conditions.

Fig. 4.7 (a)Dipole layer causes charge trapping layer bands to be shifted down with respect to tunnel oxide. (b)Using a dipole layer is expected to result in easier programming at a given tunnel oxide electric field[85].

Fig. 4.8 Dipole layer incorporation causes a slightly slower erase at a given tunnel oxide electric field as the nitride bands are shifted down with respect to the tunnel oxide[85].

Fig. 4.9 Retention characteristics of SONOS and SONOS-type flash memory with dipole layer engineering at  $T=25^{\circ}\text{C}$ .

Fig. 4.10 Band diagram of SONOS-type flash memory with dipole layer engineering during retention[85].

Fig. 4.11 Schematic of endurance characteristics of SONOS and SONOS-type memory with dipole layer engineering.

## Table Lists

# Chapter 2

Table 2.1 Relationship between FGA temperature and CV hysteresis for HfO<sub>2</sub> thin film memory capacitor.

Table 2.2 Relationship between FGA temperature and CV hysteresis for Al<sub>2</sub>O<sub>3</sub> thin film memory capacitor.

Table 2.3 HfSiO<sub>x</sub> atomic composition of Hf and Si for three different flow rates.

Table 2.4 Relationship between FGA temperature and CV hysteresis for HfO<sub>2</sub> nanocrystal memory capacitor.

Table 2.5 Relationship between FGA temperature (for 1hour) and CV hysteresis for HfO<sub>2</sub> nanocrystal memory capacitor.

# Chapter 3

Table 3.1 CV hysteresis of HfO<sub>2</sub> thin film memory capacitor with ~1nm Al<sub>2</sub>O<sub>3</sub> between HfO<sub>2</sub> and bottom SiO<sub>2</sub> for different FGA temperature from 300°C to 600°C for 1hour.

Table 3.2 CV hysteresis of HfO<sub>2</sub> thin film memory capacitor with ~1nm Al<sub>2</sub>O<sub>3</sub> both below and upon HfO<sub>2</sub> trapping layer for different FGA temperature from 300°C to 600°C for 1hour.

Table 3.3 CV hysteresis of HfO<sub>2</sub> nanocrystal memory capacitor with ~1nm Al<sub>2</sub>O<sub>3</sub> between HfO<sub>2</sub> trapping layer and bottomSiO<sub>2</sub> for different FGA temperature from 300°C to 600°C for 1hour.

Table 3.4 CV hysteresis of HfO<sub>2</sub> nanocrystal memory capacitor with ~1nm Al<sub>2</sub>O<sub>3</sub>

between HfO<sub>2</sub> trapping layer and top SiO<sub>2</sub> for different FGA temperature from 300°C to 600°C for 1hour.

Table 3.5 CV hysteresis of HfO<sub>2</sub> nanocrystal memory capacitor with ~1nm Al<sub>2</sub>O<sub>3</sub> both below and upon HfO<sub>2</sub> trapping layer for different FGA temperature from 300°C to 600°C for 1hour.

