

國立交通大學

電子工程學系

電子研究所碩士班

碩士論文

一個應用於無線近身網路發射器之
低功率類比基頻電路

The logo of Tsinghua University is a circular seal. It features a central figure of a dragon or a similar mythical creature. Above the figure, the letters 'ES' are visible. Below the figure, the year '1896' is inscribed. The entire seal is surrounded by a decorative border.

**A Low Power Analog Baseband Circuit
of Transmitter for Wireless Body Area Network**

研究生：賴炯為

指導教授：陳巍仁 教授

中華民國一〇〇年十一月

一個應用於無限近身網路發射器之低功率類比基頻電路
A Low Power Analog Baseband Circuit of Transmitter for
Wireless Body Area Network

研究生：賴炯為

Student : Chiung-Wei Lai

指導教授：陳巍仁

Advisor : Wei-Zen Chen



Submitted to Department of Electronics Engineering and Institute of Electronics College of
Electrical and Computer Engineering
National Chiao Tung University
in partial Fulfillment of the Requirements
for the Degree of
Master of Science
in
Electronics Engineering
November 2011

Hsin-Chu, Taiwan, Republic of China

中華民國一〇〇年十一月

一個應用於無線近身網路發射器之 低功率類比基頻電路

國立交通大學電子工程學系電子研究所

研究生：賴炯為

指導教授：陳巍仁

摘要

本篇論文提出一個應用在無線網路發射器之低功率類比基頻電路，可以將輸入端的數位訊號轉換為類比訊號，做為射頻電路傳輸用。

為了達到低功率的要求，在此採用了切換電容架構去實現數位類比轉換器，在一般的設計上，由於運算放大器的有限頻寬使得此種架構的速度無法太快，在此利用額外的時脈控制開關的切換形成回歸到零架構來解決此問題。電容陣列的排序減低拉線所造成的寄生電容效應，進而避免造成電容比例誤差，其後經過重建濾波器使得降低量化雜訊。本電路可以操作的取樣頻率為每秒 20 百萬次的速度，整體解析度為 10 個位元。整體晶片消耗功率約 1.97 毫瓦。在 5.01MHz 頻率下，無雜散動態範圍(SFDR)為 72dB。

A 10-bit Low Power Analog Baseband Circuit of Transmitter for Wireless Body Area Network

Department of Electronics Engineering & Institute of Electronics
National Chiao Tung University

Student: Chiung-Wei Lai

Advisor: Wei-Zen Chen

Abstract

The thesis presents a solution of the low power analog baseband circuit of transmitter for wireless body area network which could convert the input digital signal into analog output so as to provide transmission of RF circuit.

In order to achieve low power consumption, switched-capacitor architecture is applied to perform digital-to-analog converter. In general case, the limited bandwidth of operational amplifier restricts the operating speed of this architecture. Using additional switches connected to the buffer controlled by additional clock phase to form return-to-zero architecture are proposed to resolve this problem. And the sort of the capacitor network reduces the routing parasitic capacitance so as to avoid a considerable influence on the ratio of capacitances. After subsequent reconstruction filter, the quantization noise and image frequency are decreased. The sampling frequency can operate to 20MHz/s with 10-bits resolution. The SFDR is 72dB at 5.01MHz. The total power consumption is 1.97mW.

致謝

大學畢業之後有幸考上交大，加入307大家族，轉眼間即將畢業，結束學生生涯，這些日子以來，首先要對指導老師陳巍仁致上最高的謝意，感謝碩班期間的照顧和指導，以及研究理念上的薰陶，也從老師身上學習到做研究的態度和處理問題的方法，這些影響對之後的我相信受益良多。

感謝身邊的許許多多同學、學長及學弟妹的陪伴，在不同的時期接受到各種的幫助，一起嘴炮、看棒球吶喊、熬夜畫LAYOUT等等，過程中不只學習許多的專業領域知識，還培養出革命情感，最後要感謝父母及親友們，在經濟和精神上的支持，扛著龐大的經濟負擔仍然讓我完成學業，因為有這些鼓勵和支持，才能讓我完成這研究，在此衷心的感謝所有人。最後要感謝撥冗參與口試的柯明道教授和郭建男教授，並給予我許多專業上的指導與建議，使本論文更加完整。




賴炯為 2011, 10, 10

Contents

摘要.....	ii
<i>Abstract</i>	iii
CHAPTER 1	1
INTRODUCTION	1
1.1 Motivation	1
1.2 Thesis Organization	3
CHAPTER 2	4
OVERVIEW OF WIBOC BASEBAND	4
2.1 Introduction	4
2.1.1 <i>Introduction of WBAN</i>	4
2.1.2 <i>Introduction of WiBoC</i>	5
2.2 Review of DAC Architecture	8
2.2.1 <i>R-2R Resistor Ladder DAC</i>	8
2.2.2 <i>Capacitive Divider DAC</i>	10
2.2.3 <i>Capacitive MDAC</i>	10
2.2.4 <i>Flip Around DAC</i>	11
2.3 Design Issue of Flip-Around DAC	13
2.3.1 <i>Return-to-zero DAC</i>	13
2.3.2 <i>Accuracy and Speed Requirement</i>	16
2.3.3 <i>Estimation of Thermal Noise in Switched-Capacitor Circuit</i>	20
2.3.4 <i>Double Sampling</i>	25
CHAPTER 3	26
FLIP AROUND RETURN-TO-ZERO DAC	26
3.1 Flip Around DAC Design	26
3.1.1 <i>System Architecture</i>	26
3.2 Each Block of Flip Around DAC	29
3.2.1 <i>Capacitor Network</i>	29
3.2.2 <i>Operational amplifier and Common Mode Feedback Circuit</i>	34
3.2.3 <i>Source Follower</i>	38
3.2.4 <i>Double Sampling</i>	39
3.2.5 <i>Clock Generator</i>	40
3.3 Reconstruction Filter	42
3.3.1 <i>Filter Architecture</i>	42
3.3.2 <i>Single-amplifier biquad (SAB) filter</i>	43
3.3.3 <i>The Effect of A(s) on SAB Filter</i>	44
CHAPTER 4	49

EXPERENTIAL SETUP AND.....	49
SIMULATION RESULT.....	49
4.1 Floor-Planning and Layout	49
4.2 System Simulation Result	50
4.2.1 <i>Dynamic Simulation</i>	50
4.2.2 <i>INL and DNL</i>	53
4.2.3 <i>Specification Table</i>	54
CHAPTER 5	56
CONCLUSION.....	56



List of Tables

Table 2.1 WiBoC wireless transmission chip specification summary.....	8
Table 2.2 Architecture comparison	13
Table 3.1 Operational amplifier post-simulation results.....	38
Table 3.2 Filter parameter sizing	44
Table 3.3 Two-stage operational amplifier post-simulation result.....	47
Table 4.1 DAC specification of post-simulation.....	55
Table 5.1 Performance summary of reconfigurable analog baseband circuit.....	57



List of Figures

Figure 1.1 The application of wireless communication with physiological signal.....	1
Figure 2.1 Topology of WBAN	5
Figure 2.2 The block of WSN system.....	7
Figure 2.3 The block of CPN system.....	7
Figure 2.4 (a) Voltage mode R-2R resistor ladder DAC (b) Current mode R-2R resistor ladder DAC	9
Figure 2.5 N-bit Capacitive divider DAC.....	10
Figure 2.6 N-bit Capacitive MDAC.....	11
Figure 2.7 Flip around DAC	12
Figure 2.8 the conversion of flip around DAC (a) sample mode (b) hold mode.....	14
Figure 2.9 (a) SAH architecture (b) problem of SAH circuit	15
Figure 2.10 Time and frequency domain comparison	16
Figure 2.11 Flip-around DAC equivalent circuit	17
Figure 2.12 Output slewing and settling	18
Figure 2.13 DAC operation (a) sample mode (b) hold mode	19
Figure 2.14 Noise analyzing in the sample phase.....	21
Figure 2.15 The noise model of operational amplifier	23
Figure 3.1 Architecture of proposed analog baseband circuit.....	27
Figure 3.2 Waveform of DAC output	28
Figure 3.3 Shielding capacitor (a) top view (b) cross sectional view	29
Figure 3.4 Parallel plate capacitor	30
Figure 3.5 SFDR (a) PDF (b) CDF	31
Figure 3.6 SNDR (a) PDF (b) CDF	32
Figure 3.7 Parasitic capacitance caused by the layout routing	33
Figure 3.8 Floor plan of capacitor network	33
Figure 3.9 Operational amplifier with CMFB used in DAC	34
Figure 3.10 output swing versus gain	36
Figure 3.11 Operational amplifier (a) Input-output characteristic (b) inverse function	36
Figure 3.12 Block diagram of sinusoid signal feeds into the equivalent function	37
Figure 3.13 SFDR versus output swing with 5.01MHz sinusoid input	37
Figure 3.14 Source follower with bias circuit.....	39
Figure 3.15 Double sampling.....	40
Figure 3.16 (a) clock generator schematic (b) waveform diagram (c) simulation resolutoin.....	41
Figure 3.17 Reconstruction filter structure	42

Figure 3.18 Low-pass single-amplifier biquad filter43

Figure 3.19 Definitions of parameters related to pole positions45

Figure 3.20 The unity-gain bandwidth causes (a) ω_n error (b) Q factor error46

Figure 3.21 Operational amplifier used in reconstruction filter47

Figure 3.22 Filter output spectrum with two tones48

Figure 4.1 The floor-planning of chip.....49

Figure 4.2 The diagram of chip layout.....50

Figure 4.3 Post-simulation FFT plot of DAC output.....51

Figure 4.4 Post-simulation FFT plot of filter output.....51

Figure 4.5 Output spectrum with two tones.....52


Figure 4.6 Post-simulation SFDR and SNDR of DAC output frequency in corner52

Figure 4.7 Post-simulation SFDR and SNDR of filter output frequency in corner53

Figure 4.8 Post-simulation of DNL54

Figure 4.9 Post-simulation of INL54

Figure 4.10 Power consumption of each block.....55



CHAPTER 1

INTRODUCTION

1.1 Motivation




Figure 1.1 The application of wireless communication with physiological signal

With the economy growth, eating habit and life style of Taiwanese people are changed. Cardiovascular disease has increasingly youth-oriented tendencies. The wide range of types of cardiovascular disease includes Hypertension, heart failure, stroke and so on. And obesity, high cholesterol, and sedentary lifestyle are leading to an important risk factor for cardiovascular disease. Thus long-term electrocardiography (ECG) follow-up and medical analysis for patients suffering from cardiovascular disease is very urgent.

In the past, the way to measure ECG is that patient lies down on the bed to do a resting ECG. But arrhythmia doesn't occur at any time. Thus Holter monitor system is necessary. It can detect the status of patient anytime.

With the advanced technology and the mature development of wireless

communication, the application of wireless communication with the text and voice information moves toward a wider variety of applications. Used in the medical engineering, it can always transmit the patient's physiological signals to the monitoring system to do 24 hours continuous record. Physiological signal is diverse including ECG, electroencephalogram (EEG), electromyography (EMG), body temperature monitoring, blood pressure and so on. Comparing with traditional wire transmission, it's more convenient, high efficiency, portable, and low cost. All the physiological signals are connected to the monitoring system and recorded continuously via the wireless transmission. Allowing the doctor to get the more detail as the best basis for diagnosis.

In this application, low power is one of the key-point. Today many of the communication systems transform the digital signal to baseband analog signal, a digital-to-analog interface is required. This interface allows the digital signal to analog signal transmitted through RF circuit and antenna out. Among many types of CMOS DAC architecture, the switched-capacitor circuit is the feasible low-power architecture. The main power consumption is operational amplifier. And the power consumption won't have growth exponentially with the resolution. Low-power small-area DACs with 10bit resolution and several tens of MS/s sampling rate are considered to be one of the significant components in battery-operated commercial applications.

In this research, it is expected to suppress the power consumption so as to use 1.0 V power supply in analog circuit. A 10-bit 20MS/s full around DAC with reconstruction filter has been designed and implemented with standard UMC 90nm CMOS 1P9M process.

1.2 Thesis Organization

This thesis is organized into five chapters. In Chapter 1, this thesis is briefly introduced. Chapter 2 begins with the concepts of wireless body network and wireless body on chip. Then, the architecture of low power DAC is reviewed. The architecture of flip around DAC is described in detail. The architecture of flip around DAC with accuracy and speed requirement are pointed out.

Chapter 3 describes the architecture of proposed analog baseband circuit and the problem of track and hold circuit. And then each block of flip around DAC including the operational amplifier with common mode feedback circuit, the buffer, the capacitor network, and the clock generator are shown. Then, transistor level simulated results of each circuit are shown.

Chapter 4 shows the simulation results, including the chip layout, system simulation result, and measurement consideration. Following the simulation results for reconfigurable analog baseband circuit described in Chapter 3 and fabricated in a standard UMC 90nm CMOS technology are summarized.

The conclusions of this work are summarized in Chapter 5. Following additional areas of researches are suggested and recommendations for the future work.

CHAPTER 2

OVERVIEW OF WIBOC BASEBAND

2.1 Introduction

In this chapter, the first describes the application of wireless body area network (WBAN) and the introduction of wireless body on chip (WiBoC). The second reviews some feasible low power digital-to-analog converter (DAC) architectures, including R-2R resistor ladder DAC, capacitive divider DAC, capacitive MDAC and flip around DAC. The fundamental issues in this design will be reviewed. The third focuses on key building blocks in flip around digital-to-analog converters. The specification of constraints and several techniques including of double sampling are discussed.

2.1.1 *Introduction of WBAN*

With economy growth, the average life expectancy in Taiwan has been growing. Taiwanese are living longer than ever with the average life expectancy reaching 79 years in 2010. But eating habit and life style of Taiwanese people are changed such as eating more, working over pressures, and living intensely and so on. Cardiovascular disease has increasingly youth-oriented tendencies. The potential factors of cardiovascular disease include stroke, high blood pressure, dyslipidemia, overweight, and diabetes mellitus, etc. These kinds of patents also have increasingly tendencies. The long-term electrocardiography follow-up and medical analysis for patients suffering from cardiovascular disease is very urgent. In the future, it will have a huge commercial opportunity.

Wireless body area network (WBAN) is suitable for this kind of application. By disposing the sensors on human body and detecting the variation of physiological signal for a long time, it is an easy way to control the chronic diseases and unexpected accident. Such a lot of wireless sensor nodes (WSNs) and a central processing node (CPN) will form the body area network (BAN) around the human body. In the future, we can use this kind of technique to some applications. Through the wireless transmission of health information can not only improve the healthcare quality but also reduce the waste of medical resources. Figure 2.1 shows the basic topology of WBAN. Governments have been focusing on investing research-and-design in the building of electronic medical with wireless transmission.




Figure 2.1 Topology of WBAN

2.1.2 Introduction of WiBoC

Some research teams have adopted technologies such as, Bluetooth, ZigBee, GPRS to realize the medical systems of the remote ECG. However, since these

statements and standards were not purposely designed for applications of body area network, they cannot reduce power consumption efficiently. In addition, all elements around human body need to be taken into consideration so as to expand the application range of electronic health care system with wireless transmission. In 2006, IEEE 802.15 working group sets up relative specifications of WBAN. At that time, the system architecture meet the specification of WBAN were plotted synchronously, developed the low power transmission technique which can support 10 to 1Mbps, and named this wireless system as WiBoC (wireless body on chip). The establishments of platform and the chip of WiBoC can combine all sorts of sensors with portable mobile device (PMD) and provide long-term biomedical sensing, and then push forward services of chip, communication, and health screening service, thus create much more commercial opportunities. WiBoC includes system specification and hardware design as shown below.

- 1.) Wireless body on chip – system protocol (WIBOC_S)
- 2.) Wireless body on chip – hardware architecture (WIBOC_H)

Building the transmission of wireless sensor node (WSN) to central processing node (CPN) is the key point. WSN will be a miniature sensor used in wireless transmission system. It can be attached to various part of the body. Thus low power consumption is necessary. CPN is the personal portable data center. It can coordinate a number of WSN protocol on the body and collect data from WSN.

The wireless transmission system of WSN is shown in Figure2.2. The digital signal sent out from the baseband circuit is converted to baseband analog signal by the digital-to-analog circuit (DAC) and the low pass filter (LPF) and then this baseband analog signal is converted to radio frequency signal by mixer and local oscillator (LO). Finally, it sends out through the power amplifier (PA) and antenna.




Figure 2.2 The block of WSN system

The block of CPN is shown in Figure 2.3. We need a low noise amplifier (LNA) to enhance the weak RF signal from antenna. LO with orthogonal phase output and two mixers turns this RF signal into two path baseband signals. VGA and LPF will amplify the baseband signal and remove the in-band noise. Finally, ADC turns baseband signal into digital signal and then baseband circuit processes these digital signal. The power consumption of CPN isn't as harsh as WSN.




Figure 2.3 The block of CPN system

To save the battery life time, low power consumption is the key-point. WiBoC wireless transmission chip specification is shown in Table 2.1. The sampling

frequency of DAC is 20MHz, and the maximum DAC output frequency is 5MHz.

Next, we show the possible low-power architecture used in WSN system.

Table 2.1 WiBoC wireless transmission chip specification summary

<i>Specification Summary of WiBoC Transmission Chip</i>		
<i>Radio Frequency</i>	1.4G	
<i>Information Rate</i>	4kps (8bits, 512Hz)	
<i>Bandwidth</i>	5MHz	
<i>Modulation</i>	OFDM/QPSK	
<i>WSN Duty Cycle</i>	0.82%	
<i>Power consumption</i>	Memory	0.1mW
	Baseband	0.8mW
	MAC	0.5mW
	Modulator + PA	25mW
	Synthesizer	3mW
	DAC	1mW x 2
	Total	31.4mW

2.2 Review of DAC Architecture

2.2.1 R-2R Resistor Ladder DAC

A simple way to implement low power DAC is R-2R resistor ladder. There are two kind of the architecture of the R-2R resistor ladder DAC. One is the voltage mode, another is the current mode. The voltage mode is using the principle of voltage

division to generate the relative voltage value at output node. And the current mode is using the principle of current division to produce the relative voltage across the resistor. There is a little difference between two architectures. Figure 2.4 shows the architecture of voltage and current mode R-2R resistor ladder respectively. For n-bits, according to the superposition the output of voltage mode R-2R resistor ladder DAC is

$$V_{out} = \frac{R_f}{R} \left(b_0 \frac{V_{ref}}{2^n} + b_1 \frac{V_{ref}}{2^{n-1}} + \dots + b_{n-2} \frac{V_{ref}}{4} + b_{n-1} \frac{V_{ref}}{2} \right) \quad (1)$$




Figure 2.4 (a) Voltage mode R-2R resistor ladder DAC (b) Current mode R-2R resistor ladder DAC

We must consider the magnitude of the resistor in case it affects the gain of the operational amplifier. Either voltage or current mode architecture, the disadvantage of the R-2R resistor ladder is that input-output characteristic isn't intrinsically monotonic. As the switch is turned on, the effective resistance value will exist. This turn on resistance will cause negative effect on overall efficiency of DAC. The worst case will occur at the mid-point.

2.2.2 Capacitive Divider DAC

An example of a capacitive divider DAC with output buffer is shown in Figure 2.5. It's the binary weighted architecture. In the reset phase, all of the capacitors are discharged with digital at 0. In the conversion phase, the reset switch is opened and the capacitors are connected to reference voltage or ground depending on the digital control code. Any resistance loading at the output node will absorb the charge stored on the capacitors. Thus the capacitor based DAC needs to avoid discharging at the output node. An output buffer with infinite input resistance is necessary. The voltage swing of the DAC is limited by the buffer input or output stage.




Figure 2.5 N-bit Capacitive divider DAC

2.2.3 Capacitive MDAC

The output buffer used in n-bit capacitive divider DAC has to ensure that the input dynamic range equals to reference interval with high linearity. It's not easy for many kinds of operational amplifiers. The capacitive MDAC shown in Figure 2.6 is a solution which can overcome these issues. The value of the feedback capacitor

depends on the required gain of the conversion. In this example, a gain of 1 is obtained. In the reset phase, the input and feedback capacitors are discharged. In the complementary phase of the reset phase, the capacitors are connected to reference voltage or ground depending on the digital input code. The charge current flows through the feedback capacitor and forms the output voltage across the feedback capacitor.




Figure 2.6 N-bit Capacitive MDAC

2.2.4 Flip Around DAC

The capacitive MDAC uses $2(2^N-1)$ unity capacitors. The number of the unity capacitor will increase exponentially with the number of bits. These large number of capacitors will occupy quite area. Comparing with flip around DAC, it just needs a half the number of capacitors of the capacitive MDAC. Figure 2.7 shows the architecture of flip around DAC with differential operation. When $\text{Clk}=1$, it is in the sampling mode. All the sampling capacitors are connected to corresponding reference voltage depending on the digital control code and operational amplifier resets its input and output to common mode voltage. When $\text{Clk}_b=1$, it is in the hold mode. All of the

sampling capacitors are tied together and connected to the output of operational amplifier. By charge sharing and parallel connection, the corresponding output is shown.




Figure 2.7 Flip around DAC

The flip around DAC consumes less power consumption than capacitive MDAC because of two features. Firstly, during the hold mode the operational amplifier doesn't charge the capacitor. Because of the sampled charge is only shared between all of the sampling capacitors during the hold mode. Thus amplifier of flip around DAC consumes less power consumption than the amplifier of the capacitive MDAC. Secondly, the feedback factor from output node to input node is 1. In contrast with capacitive MDAC assumed with a gain of 1 is the middle node of the two serial capacitors. Thus the feedback factor is 0.5. The feedback factor will affect operational speed during the hold mode. The bigger feedback fact has the shorter settling time. Table 2.2 summarizes the comparison with different DAC architecture.

Table 2.2 Architecture comparison

Specification	R-2R ladder	Capacitive divider	MDAC	Flip around
Resolution (bits)	~10	~10	~ 10	~ 10
Sampling Rate	Low	Low	Low	Low
Power Consumption	Medium	Small	Small	Small
Active Area	Medium	Medium	Large	Medium
Disadvantage	Input-output characteristic isn't intrinsically monotonic	Voltage swing is limited by buffer	Capacitor network occupies large area	Speed is limited by operational amplifier

2.3 Design Issue of Flip-Around DAC

2.3.1 Return-to-zero DAC

Dynamic nonlinearity in the DAC output response is an issue which must be concerned. By Fourier transform, the whole value of the DAC in the time domain can transform to its frequency domain representation. Thus any non-ideal response in the time domain will relatively form any spur level in the frequency domain. One conceptual solution to the dynamic linearity problem is to eliminate the dynamic nonlinearities of the DAC.

Figure 2.8 (a) and (b) show the flip around DAC in the sample mode and hold mode respectively. In the sample mode, operating amplifier is floating. In the hold mode, the corresponding output is shown. Thus it needs a sample-and-hold (SAH) circuit at the DAC output to hold the output value in the sample mode. Figure 2.9(a) shows the one of the simplest realizations of SAH circuit composed of an input buffer, a hold capacitor, and an output buffer. The hold capacitor is switched to the input

buffer in the sample phase and disconnected in the hold phase. The circuit not only consumes extra power consumption but also suffers from a number of drawbacks with respect to dynamic linearity.





Figure 2.8 the conversion of flip around DAC (a) sample mode (b) hold mode


Figure 2.9(b) shows the problem of SAH circuit. Firstly, the track-to-hold step (number 1 in figure) will limit the performance. When the switch changes from track to hold, the pedestal error in the output voltage is incurred. In order to reduce the turn on resistance, it must enlarge the width of switch. This behavior leads to deepening the impact of pedestal error. Or we can increase the hold capacitor, C_H , to inhibit the pedestal error. But it will enlarge the output loading of the amplifier. The closed-loop architecture minimizes this error by keeping the input of the buffer at virtual ground. The second performance limitation is formed by the droop rate (number 2 in figure). Any nonzero input current of buffer will absorb the charge stored on the capacitors. The third limitation is formed by the hold mode feedthrough (number 3 in figure). During the hold mode, a parasitic capacitor from the input node to the output node of the switch will cause the feedthrough of the input signal to the hold capacitor. Even if this transfer function is signal independent, it introduces a non-linearity. Finally, this

architecture suffers from track mode error (number 4 in figure). It involves nonlinear settling behavior of the buffer mainly. For the open loop case, the nonlinearity is due to signal dependence of the bias current, nonlinear device output resistance, and nonlinear transconductance transfer functions. These drawbacks will eliminate the dynamic nonlinearities of the DAC. Using the return-to-zero (RZ) scheme at the DAC output is the way to improve the DAC dynamic performance [5], [8], [9].



The comparison of time- and frequency-domain of conventional full-wave DAC and RZ DAC is shown in Figure 2.10, where ω_{in} is the sinusoid input signal to DAC with magnitude T and ω_s is the sampling frequency. From the time domain waveform, quantized signal of conventional DAC is twice longer than RZ DAC. Comparing with conventional DAC, in the frequency domain it halves its magnitude but doubles the sampling frequency when using RZ DAC. Therefore, in the pass-band RZ DAC has less output signal power and sinc^{-1} distortion than conventional DAC. At half the sampling frequency, in the case of conventional DAC the magnitude of sinc^{-1} function rises to 3.9dB. In the case of RZ DAC, the magnitude of sinc^{-1} function only rise to

0.9dB. The envelope of the RZ DAC makes less distortion and allows the sinc^{-1} filter to be eliminated [12], [16].



2.3.2 Accuracy and Speed Requirement

The operational amplifier used in DAC plays an important role. The bandwidth of operation amplifier will limit how fast the circuit can operate. The gain and offset will affect how accurate the DAC output value. In many applications, DAC will concern different non-linearity effects. For example, monitor driver IC will concern the static specifications. But now it's applied to transmitter so we won't care about the gain error and offset error because they won't affect the linearity, that's to say, it won't cause the 3-rd harmonic tone to rise up even if there are gain error and offset error.

The way to implement the charge-redistribution DAC is to use the

switched-capacitor technique. In the switched-capacitor circuit, operational amplifier is the one of the most important component. It can dominate the speed and precision issues. Right now we must consider the accuracy and speed requirement individually.

First of all, we consider the accuracy requirement. During the operation, the operational amplifier gain isn't constant. Thus it generates the nonlinearity term. Suppose the open-loop input-output static characteristic of operational amplifier can be approximated by a fifth-order polynomial [15] such as

$$V_{in} \approx a_1 V_{out} + a_2 V_{out}^2 + a_3 V_{out}^3 + a_4 V_{out}^4 + a_5 V_{out}^5 \quad (2)$$

Approximating the inverse function by a fifth-order polynomial as

$$V_{out} \approx b_1 V_{in} + b_2 V_{in}^2 + b_3 V_{in}^3 + b_4 V_{in}^4 + b_5 V_{in}^5 \quad (3)$$

Substituting equation (2) into (3) and equating the like powers, it follows that

$$b_1 = f_1(a_1, a_2, a_3, a_4, a_5) = \frac{1}{a_1} \quad (4)$$

$$b_2 = f_2(a_1, a_2, a_3, a_4, a_5) = -\frac{a_2}{a_1^3} \quad (5)$$

$$b_3 = f_3(a_1, a_2, a_3, a_4, a_5) = -\frac{a_1 a_3 - 2a_2^2}{a_1^5} \quad (6)$$

$$b_4 = f_4(a_1, a_2, a_3, a_4, a_5) = -\frac{a_4 a_1^2 - 5a_1 a_2 a_3 + 5a_2^3}{a_1^7} \quad (7)$$

$$b_5 = f_5(a_1, a_2, a_3, a_4, a_5) = \frac{6a_1^2 a_2 a_4 - a_1^3 a_5 + 3a_1^2 a_3^2 - 21a_1 a_2^2 a_3 + 14a_2^4}{a_1^9} \quad (8)$$




Figure 2.11 Flip-around DAC equivalent circuit

We apply the above equations to flip-around DAC, shown in Figure 2.11, employing such an operational amplifier. C_p is the equivalent parasitic capacitor. In the flip-around architecture, the conversion from sample mode to hold mode yields

$$C_f(V_i) = C_f(V_o - V_a) - C_p V_a \quad (9)$$

Rearranging the equation (9) gives

$$V_i = V_o - V_a \left(\frac{C_f + C_p}{C_f} \right) = V_o - \frac{V_a}{\beta} \quad (10)$$

where V_a is the input of operational amplifier. Substituting for V_a from (2) gives

$$V_i = \left(1 - \frac{a_1}{\beta} \right) V_o - \frac{a_2}{\beta} V_o^2 - \frac{a_3}{\beta} V_o^3 - \frac{a_4}{\beta} V_o^4 - \frac{a_5}{\beta} V_o^5 \quad (12)$$

According to equation (3), the inverse function of equation (12) is

$$V_o = c_1 V_{in} + c_2 V_{in}^2 + c_3 V_{in}^3 + c_4 V_{in}^4 + c_5 V_{in}^5 \quad (13)$$

Thus, the closed-loop input-output characteristic with operational amplifier nonlinearity is obtained. Using the equation (4) to (8), the parameters of equation (13) is calculated. Thus, the effect of high order tones caused by operational amplifier nonlinearity can be verified in software simulation.




Figure 2.12 Output slewing and settling

About the speed requirement, we must consider the output slewing and settling. Figure 2.12 shows the plot of output slewing and settling. In the sample mode, each sampling capacitors are charged. When switch to the hold mode instantly, V_a equals to $-V_{ref+}$ and V_b equals to $-V_{ref-}$ as shown in Figure 2.13. When $V_a - V_b \geq \sqrt{2}V_{ov}$, it's during slewing. At this time, the output voltage and settling time are

$$V_{settle} = (2V_{ref} - \sqrt{2}V_{ov})/\beta \quad (14)$$

$$t_{settle} = \frac{C_{load} V_{settle}}{I} \quad (15)$$




Figure 2.13 DAC operation (a) sample mode (b) hold mode

When $V_a - V_b \leq \sqrt{2}V_{ov}$, it's during settling. The closed-loop step response is

$$V_o(t) = V_{slew} + V_{settle} (1 - e^{-(t-t_{slew})/\tau}) \quad (16)$$

$$\tau = 1/\beta\omega_t \quad (17)$$

where τ is the settling time constant. Since the settling error is

$$e^{-t_{settle}/\tau} < \frac{1}{2} 2^{-N} \quad (18)$$

where t_{settle} is the time interval of the settling of operational amplifier and N is the number of the resolution of the next stage. Rearranging terms gives

$$f_t > \frac{1}{2\pi\beta} (N+1) \frac{\ln 2}{t_{settle}} \quad (19)$$

According to above equation, we can determine the required unit-gain frequency to meet the constraints.

2.3.3 Estimation of Thermal Noise in Switched-Capacitor Circuit

Noise is the one of the main limitations which limits the performance of the switched-capacitor. In general, there are two intrinsic noises in MOS transistor: thermal noise and flicker noise.

Thermal noise is caused by the fluctuations of the random motion of electrons in the channel of the device introduced into the voltage even if the average current is zero. This fluctuation will form a small amount of drain current. Namely the thermal noise can be modeled as a current source in parallel with the channel. An approximation of the PSD of the thermal noise current is given by

$$S_{i,T} = \frac{8}{3} kT g_m \quad (20)$$


where $k = 1.38 \times 10^{-23} \text{ J/K}$ is the Boltzmann constant, T is the absolute temperature in degrees Kelvin, and g_m is the transconductance of the device. Note that $S_{i,T}$ is expressed in V^2/Hz . The mean value of the thermal noise is zero. All of the PSDs are generated by one-sided distribution.

Flicker noise is caused by charge carriers getting trapped and released randomly by energy states. It is more easily modeled as a voltage source connecting to the gate and approximately given by


$$S_{v,f} = \frac{K}{WLf} \quad (21)$$

where K is the process dependent parameter, W and L are the width and length of the channel, and f is the frequency. At high frequency most of noise power is decayed. Using large input devices and choosing pMOS rather than nMOS also can reduce the

flicker noise. Thus we just consider the effect of thermal noise on the performance of SC circuit. The noise is contributed by these sampling switches and the CMOS operational amplifier. Here assuming all of the noise voltages are uncorrelated.



(a) (b)



(c)

Figure 2.14 Noise analyzing in the sample phase

About the noise introduced by switches, we can use the equivalent circuit combined with noise source to find the noise voltage across C_1 in the sample mode. As shown in the Figure 2.14(a), the conducting switches are replaced by noise voltage

and turn-on resistance individually. It can be simplified further as one equivalent noise source shown in Figure 2.14(b). The R_{on} is the combined equivalent resistance and the PSD of the V_n is

$$S_{V,R_{on}} = 4kTR_{on} \quad (22)$$

We compute the transfer function from V_{C1} to V_n

$$H_1(s) = \frac{V_{C1}}{V_n} = \frac{1}{1 + sR_{on}C_1} \quad (23)$$

With transfer function in equation (22) and (23), the PSD of the noise voltage across C_1 can be expressed as

$$S_{V,C1}(f) = S_{V,R} |H_1(j2\pi f)|^2 = S_{V,R} \left| \frac{1}{1 + j2\pi f R_{on} C_1} \right|^2 \quad (24)$$

Integrating for all frequency from 0 to infinite, we can get the total mean-square power

$$P_{C1} = \int_0^{\infty} S_{V,C1}(f) df = \frac{kT}{C_1} \quad (25)$$

where is independent of R_{on} . From equation (25), we can obtain the noise charge stored on C_1 as

$$\overline{Q_{C1}^2} = C_1^2 P_{C1} = kTC_1 \quad (26)$$

The charge-redistribution DAC will have several input branch. In the sample mode, all of the uncorrelated noise voltages are stored on C_i individually, as shown in Figure 2.14(c). With the equation (25) and (26), we can obtain the total noise charges stored on sampling capacitor as

$$\overline{Q_C^2} = \sum_{i=1}^{10} C_i^2 \int_0^{\infty} |H_i(j2\pi f)|^2 S_{V,Ci} df = \sum_{i=1}^{10} kTC_i \quad (27)$$

where $H_i(j2\pi f)$ is the transfer function from the i th noise source to the output and $S_{V,Ci}$ is the i th PSD of the noise voltage across C_i . In the hold mode, this noise charge

will form an output-referred noise power

$$P_{o,c}^2 = \frac{\overline{Q_c^2}}{\left(\sum_{i=1}^{10} C_i\right)^2} \quad (28)$$

Dividing the closed loop gain G , the total input-referred noise power from sampling switches is given by

$$P_{n,c}^2 = \frac{P_{o,c}^2}{G^2} \quad (29)$$

In the SC circuit, the noise of operational amplifier will provide the significant capacity. It's the necessity of estimating the effect of the noise in the operational amplifier contributed to SC circuit. First we concern the total output noise current of the operational amplifier. In general, the PSD of the noise current at the output of the operational amplifier is

$$\overline{I_{op,noise}^2} = F \times 4kT \frac{2}{3} g_m \quad (30)$$

where F is dependent on the architecture of the operational amplifier. The operational amplifier will just have function in the hold mode. Thus the equivalent capacitive feedback with operational amplifier is shown in Figure 2.15.




Figure 2.15 The noise model of operational amplifier

Here the total output noise current is denoted by $\overline{I_{op,noise}}$ which is converted to a

more familiar current quantity. The transfer function of V_o to $\overline{I_{op,noise}}$ is

$$T(s) = \frac{V_o}{I_{op,noise}} = \frac{r_o}{\left(1 + g_m r_o \frac{C_f}{C_p + C_f}\right) \left(1 + \frac{s C_T r_o}{1 + g_m r_o \frac{C_f}{C_p + C_f}}\right)} \quad (31)$$

where

$$C_T = C_L + \frac{C_f C_p}{C_f + C_p} \quad (32)$$

The total output noise power is determined by calculating the total area under the spectral density, so that

$$P_{o,op} = \int_0^\infty |T(s)|^2 \overline{I_{op,noise}^2} d\omega \quad (33)$$

For a one-pole system, the noise bandwidth is equal to $\pi/2$ times the pole frequency. Therefore, rearranging equation (33) and multiplying the equivalent noise bandwidth gives

$$P_{o,op} = \left(\frac{r_o}{1 + g_m r_o \frac{C_f}{C_p + C_f}} \right)^2 \left(F \times 4kT \frac{2}{3} g_m \right) \left(\frac{\pi}{2} \frac{1 + g_m r_o \frac{C_f}{C_p + C_f}}{C_T r_o} \frac{1}{2\pi} \right) \quad (34)$$

For large r_o , this expression reduces to

$$P_{o,op} \approx F \times \frac{2}{3} kT \frac{C_f + C_p}{C_f C_T} = F \times \frac{2}{3} kT \frac{1}{\beta C_T} \quad (35)$$

According to equation (35), we can get the equivalent input noise of the closed-loop circuit contributed by op-amp, that is

$$P_{n,op} = \frac{P_{o,op}}{G^2} = F \times \frac{2}{3} kT \frac{\beta}{C_T} \quad (36)$$

where G is the closed-loop gain. Assuming the upper limit of total noise power

contributed by switches and operational amplifier is the square of $LSB/4$. With equation (29) and (36),

$$SNDR = 10 \log \left(\frac{P_{signal}}{P_{quan} + P_{n,C} + P_{n,op}} \right) = 10 \log \left(\frac{(LSB 2^N / 2\sqrt{2})^2}{(LSB/\sqrt{12})^2 + (LSB/4)^2} \right) \quad (37)$$

$$= 6.02N + 1.76dB + 2.43dB$$

If the upper limit of the noise power is lower than $LSB/4$, the noise contributed to SNDR is smaller. All of the relevant parameters can be substituted into the equation (29), (36) and (37) to see if there is to meet the noise requirements [4].

2.3.4 Double Sampling

In the sample phase, sampling capacitors are connected to reference voltage or ground. The operational amplifier just reset to common mode voltage but it still has power consumption. We can build another duplicate path to let the amplifier is always in hold conversion. This way is named as double sampling. By this way, output data rate is doubled without extra power consumption. We can separate the doubled output data into two DACs. It doesn't have the timing skew and gain mismatch issues. But it still has memory effect.

Due to the finite gain of the operational amplifier, a fraction of the previous sample remains in the input parasitic capacitance of the operational amplifier. In the hold mode, every output is affected by the finite-gain error component from previous remained charge. This phenomenon is called memory effect. It can be suppressed by proper circuit design.


CHAPTER 3

FLIP AROUND RETURN-TO-ZERO DAC

3.1 Flip Around DAC Design

In this chapter, the first introduces the architecture of proposed analog baseband circuit, and describes the problem of track-and-hold circuit and the characteristic of return-to-zero DAC. The second focus on each block of flip around DAC. Finally, the third is the filter design.

3.1.1 *System Architecture*



The static performance of DAC is characterized by integral nonlinearity (INL) and differential nonlinearity (DNL). The dynamic performance of DAC is its spectral purity, i.e., the level of spurious frequency components present in the DAC output. In general, spur in the output spectrum is related to the input signal harmonically. It is also generated due to dynamic nonlinearities in the DAC output response. Spectral purity is required because these spurs have the information content of the DAC output signal. Typically, it's measured by means of its spurious-free dynamic range (SFDR).

Spur related to the input signal harmonically is resolvable. If spur related to the input signal is even, we will guess that the whole symmetry isn't well. If spur related to the input is odd, we will confirm that there is the existence of the nonlinearity. We can try to find any possible case caused nonlinearity out and fix it.

Dynamic nonlinearity in the DAC output response is an issue which must be concerned. By Fourier transform, the whole value of the DAC in the time domain can

transforms to its frequency domain representation. Thus any non-ideal response in the time domain will relatively form any spur level in the frequency domain. The proposed analog baseband circuit can decrease any non-ideal response in the time domain. The whole circuit architecture is shown in Figure 3.1 including DAC, buffer, and low-pass filter (LPF). It is a return-to-zero DAC. The sixth-order Butterworth LPF removes the out-of-band residual quantization noise and suppresses the DAC spectral images.




Figure 3.1 Architecture of proposed analog baseband circuit

When CLK_1 is high, all of the sampling capacitors are connected to corresponding reference voltage depending on the digital control code. The delay cell connected at the AND logic output is to perform the bottom plate sampling. When CLK_2 is high, all of the sampling capacitors are tied together and connected to the output of operational amplifier. The corresponding output is shown by charge sharing.

In the hold mode, due to the finite bandwidth of the amplifier, it needs a certain time to settle the output. The impact of this factor present in the DAC output will limit the overall circuit linearity. Therefore, for the charge redistribution DAC, operational amplifier will severely limit the speed and linearity of the DAC. This kind of architecture makes the speed of the DAC is not quick. In order to overcome this problem, we use additional clock phase, $CLKd_2$, to control the switch connected to the buffer. This clock phase is intended to stop the impact generated by amplifier. Within a certain period of time, the output of amplifier must be settled. The switch which is controlled by $CLKd_2$ is turned on, and then the DAC output is transferred to the buffer. When the complementary phase of $CLKd_2$ is high, the buffer input is connected to common mode voltage. The diagram plotted in Figure 3.2 shows the waveform of DAC output. Through this method, it can effectively generate a waveform similar to ideal RZ DAC. Finally, through the reconstruction filter the smooth analog signal is constructed. The duty cycle of $CLKd_2$ is a little smaller than CLK_2 . The phase difference between two clocks determines the bandwidth requirement of the amplifier. In this architecture, we design that the output of amplifier is settled within 3 nanoseconds.




Figure 3.2 Waveform of DAC output

3.2 Each Block of Flip Around DAC

3.2.1 Capacitor Network

The linearity of the flip around DAC is dependent on the capacitor matching in capacitor array. There are several causes will make the capacitor ratio error. The undercutting of the mask which defines the capacitor is the one of them. During the etching phase of the photomask process, a poorly controlled lateral etching is called undercut. This problem can be done by paralleling identical size unit capacitor to form the large capacitors. By this way, the effect of undercutting is greatly restrained.




Figure 3.3 Shielding capacitor (a) top view (b) cross sectional view

In general, the unit capacitor used in binary weighted architecture is metal-insulator-metal (MIM) and poly-insulator-poly (PIP). MIM is a parallel-plate capacitor formed by two planes of metal separated by a thin dielectric. And PIP is also a parallel-plate capacitor which is formed between POLY1 and POLY2. In process both of them will need extra mask so it costs a lot of money. The shielding capacitor is shown in Figure 3.3. The gray part is the top plate which is enclosed by the bottom

plate to minimize the parasitic capacitor. By using three metal layers to construct a unit capacitor, it produces better matching characteristic without extra cost. The size of the unit sandwich capacitor is $3.3\mu\text{m}\times 3.7\mu\text{m}$ and the capacitance of the unit sandwich capacitor is 1.86fF. In the manufacturing process, there is no doping. We can assume the asymmetry between each capacitor is random. Thus the effect caused by gradient is neglected [10], [11].




Figure 3.4 Parallel plate capacitor

The shielding capacitor is composed of two layers metal and oxide. We can use the parallel plate capacitor model to explore the capacitor matching. Figure 3.4 shows the parallel plate capacitor. The difference between two shielding capacitor is normally distributed with zero mean. The standard deviation is

$$\sigma\left(\frac{\Delta C}{C}\right) = \frac{A_C}{\sqrt{WL}} \quad (38)$$

where A_C is the area proportionality constant for parameter C . Proportional relationship can be used to obtain the standard deviation between two shielding capacitors. It gives

$$\frac{\sigma_{\text{MOM}}}{\sigma_{\text{MOM}}} = \frac{\sqrt{WL}_{\text{MOM}}}{\sqrt{WL}_{\text{unit}}} = \frac{\sqrt{C_{\text{MOM}}}}{\sqrt{C_{\text{unit}}}} \quad (39)$$

The standard deviation of asymmetric MOM capacitor (47fF) is 0.1%. Substituting

σ_{MOM} into equation (39) and rearranging the equation gives

$$\sigma_{\text{unit}} = \frac{\sqrt{1p}}{\sqrt{1.86f}} \sigma_{\text{MOM}} \cong 0.486\% \quad (40)$$

Let standard deviation of unit capacitor is 0.5%. Two groups of 1023 unit capacitors are generated randomly with 0.5% standard deviation. And then these unit capacitors form two groups of binary weighted capacitors to simulate the flip around DAC operation. The digital codes represented 5.01MHz signal at 20MHz sampling frequency control two groups of binary weighted capacitors to produce the corresponding output value. After running 1000 times, the statistic of the range of SFDR and SNDR are plotted as probability density function (PDF) and cumulative distribution function (CDF). Figure 3.5 and 3.6 show the case of SFDR and SNDR respectively. Under both figures, we can see the distribution of performance. The probability of SFDR higher than 68 dB and SNDR higher than 60dB is over 90%.




Figure 3.5 SFDR (a) PDF (b) CDF




Figure 3.6 SNDR (a) PDF (b) CDF

The layout of the capacitors must make sure that the wire connected every capacitor to the output terminal has the same binary weighted value. This is required to maintain an accurate binary weighting of this network. The problem of parasitic capacitance caused by the layout routing is shown in Figure 3.7. Assume that the route is from the bottom of the capacitor. The layout routing around the other unit capacitors will produce extra parasitic capacitances. These parasitic capacitances of the layout routing will be attached to the unit capacitor so as to affect the linearity, common centroid method especially. It has the complex layout routing. In order to reduce the impact of the parasitic capacitor caused by the layout routing, we will enlarge the distance between each unit capacitor. And then it occupies a lot of area.

The layout floor plan of capacitor network is shown in Figure 3.8. It's different from common centroid structure. It can avoid any routing inside the capacitor array. Therefore the parasitic capacitor caused by the layout routing is minimized. The dummy array outside the matrix is placed to obtain the maximum matching accuracy. The top-plate of the sampling capacitors is connected to the amplifier input.

3.2.2 Operational amplifier and Common Mode Feedback Circuit

The schematic of differential operational amplifier used in DAC is shown in Figure 3.9. M1-M5 composes the simplest one stage differential operational amplifier which has the best bandwidth performance. But it can't support high gain performance. In order to eliminate the operational amplifier nonlinearity, the high gain operational amplifier is necessary. But the effect of operational amplifier nonlinearity doesn't exceed the quantization noise, it's not dominant. As long as the operational amplifier nonlinearity is good enough to maintain the certain resolution, low gain isn't an issue. It just affects the slope of transfer function of digital code to corresponding output.




Figure 3.9 Operational amplifier with CMFB used in DAC

Common mode feedback circuit (CMFB) can sense the common mode level of the differential outputs and adjust one of the bias currents in the amplifier. In general case, it has been preferred to use switched-capacitor based CMFB circuit for switched-capacitor application. Switched-capacitor CMFB circuit doesn't consume significant power. But it will contribute extra significant output loading. Thus the

operational amplifier need more power to maintain the speed requirement. And large capacitor will occupy considerable area.

Here we choose to use the continuous time CMFB instead of switched-capacitor based CMFB. As shown in Figure 3.9, M_6 - M_{10} and R_1 - R_2 compose to CMFB. The CM level depends on how close I_{D4} and I_{D5} to $I_{D1}/2$ so it is quite sensitive to device properties and mismatches. R_1 and R_2 compose the CM level sense circuit which detects the two outputs and specifies the according CM level at node Out_{CM} . M_6 - M_{10} composes the simple amplifier to sense the difference between Out_{CM} and V_{CM} , and to adjust I_{D4} and I_{D5} so that the CM level equal to V_{CM} as close as possible. This CMFB needs a small amount of power consumption. Comparing with switched-capacitor based CMFB, it has lower power consumption. The disadvantage of the CMFB circuit is that R_1 and R_2 must be greater than the output resistance of operational amplifier lest the open loop gain is lower. In the high-gain operational amplifier output impedance is higher $100k\Omega$, necessitating a value of around mega-ohms for R_1 and R_2 . Such large resistance will occupy a large area and produce a considerable parasitic capacitance.

Figure 3.10 shows the gain under different output swing in three corners. It can be predicted that there will be the worst case in the FF corner. Now, we explore the effect of operational amplifier nonlinearity. First, the open-loop input-output characteristic of the operational amplifier can be fitted by a fifth-order polynomial. Figure 3.11(a) and (b) plot the input-output characteristic and the inverse function of equation (3). One curve is the real operational amplifier. Another is the fifth-order polynomial. Obviously, fifth-order polynomial fits the real operational amplifier across the voltage range of interest. When the output range is between $\pm 300mV$, two curves are almost the same. We can use this fifth order polynomial to represent the

actual operational amplifier, and explore the impact on the overall performance under the closed loop.




Figure 3.10 output swing versus gain




Figure 3.11 Operational amplifier (a) Input-output characteristic (b) inverse function

Equation (13) is the closed-loop input-output characteristic of flip around DAC. The parameters, c_1 to c_5 , can be evaluated in software. As shown in Figure 3.12, a 5.01MHz sinusoid is fed into the closed-loop transfer function to observe the output resolution. Figure 3.13 shows the SFDR under the different amplitude in three corners.

Suppose the effect caused by capacitor matching is below the quantization noise. When amplitude is greater than 0.15V, operational amplifier nonlinearity will possibly dominate the SFDR in FF corner.




Figure 3.12 Block diagram of sinusoid signal feeds into the equivalent function




Figure 3.13 SFDR versus output swing with 5.01MHz sinusoid input

In Table 3.1, post-simulation results are shown. The gain of operational amplifier is around 25dB in different corner. Now choosing total 10 bit resolution to calculate the specification about speed. The output loading is about 700 femtofarad and the feedback factor is 0.97. Substituting into equation (15), the slewing time is near 0.3 nanoseconds when reference voltage is 0.15V. Assuming in 3 nanoseconds, the speed requirement will reach 10 bit resolution within the error range. Subtracting the

slewing time and substituting into equation (19), we can get more than 463MHz bandwidth of operational amplifier required to achieve.

Table 3.1 Operational amplifier post-simulation results

<i>Supply Voltage</i>	1V		
<i>Input and output common mode voltage</i>	0.45V , 0.6V		
<i>Output Loading</i>	0.7pF		
<i>Differential Output Range</i>	600mV _{PP}		
	<i>Post-simulation</i>		
<i>Corner</i>	TT	SS	FF
<i>DC Gain A₀ [dB]</i>	25.03	25.16	24.9
<i>Unity-Gain Frequency f_u [MHz]</i>	528	507.77	548.62
<i>Phase Margin [°]</i>	89.6	89.42	89.8
<i>Power Consumption [μW]</i>	359	351	367

3.2.3 Source Follower

The buffer is connected at the DAC output and drives the reconstruction filter. The buffer used in the stage is the source follower as shown in Figure 3.14. The advantage of source follower is the largest bandwidth. Many nonlinear terms need to consider including signal dependence of the bias current, nonlinear device output resistance, and nonlinear transconductance transfer functions. Enlarging the length of the device and the drain-source voltage can enhance the output resistance so as to restrain the signal dependence of the bias current and nonlinear device output resistance. The change in the threshold voltage by the change in the source-bulk

voltage will form the nonlinear transconductance transfer function. Thus the source and bulk of M_1 is connected to enhance the linearity.




Figure 3.14 Source follower with bias circuit

3.2.4 Double Sampling

By the duplicate circuit, using time interleave skill produces double the output throughput without extra power dissipation. Figure 3.15(a) and (b) mean the flip around DAC circuit during Clk_1 and Clk_2 respectively. When Clk_1 is high, the capacitors C_{S0_1} to C_{S9_1} are sampled to reference voltage. The duplicate capacitors C_{S0_2} to C_{S9_2} are connected to the output of operational amplifier. When Clk_2 is high, the duplicate capacitors C_{S0_1} to C_{S9_1} are sampled to reference voltage and C_{S0_1} to C_{S9_1} are connected to the output of operational amplifier.

By applying the technique, the amplifier is always in hold conversion. But, memory effect is induced as well. We need additional clock phase to reset the input and output of amplifier to common mode voltage. Therefore, add clock Clk_r between Clk_1 and Clk_2 to cancel the memory effect. The Figure 3.15(c) shows that the input and output of amplifier resets to common mode voltage during Clk_r . The clock waveform is shown in Figure 3.15(d).





Figure 3.15 Double sampling


(a) During Clk_1 (b) During Clk_2 (c) During Clk_r (d) Clock waveform

3.2.5 Clock Generator


Figure 3.16(a) and (b) show the clock generator schematic and waveform diagram respectively. The double sampling technique is used to multi-output application. There is no necessary to be aware of the complementary delay. By tuning the size of transmission gate, we can get the best situation which has least clock skew effect. Figure 3.16(c) shows the simulation result.



(a)



(b)



(c)

Figure 3.16 (a) clock generator schematic (b) waveform diagram (c) simulation

resolutoin

3.3 Reconstruction Filter

3.3.1 Filter Architecture

The baseband filter is placed after the DAC to perform the signal reconstruction. The sampling frequency is 20MHz, and the maximum DAC output frequency is 5MHz. Such low oversampling rate will need higher order filter. Here we use the Here we use the sixth-order Butterworth filter to build reconstruction filter. The sixth-order Butterworth filter is based on active R-C architecture. Active R-C filter has better linearity. The transfer function of sixth-order Butterworth filter is

$$T(s) = T_1(s)T_2(s)T_3(s) = \frac{2}{s^2 + 1.9319s + 1} \frac{2}{s^2 + 1.4142s + 1} \frac{1}{s^2 + 0.5179s + 1} \quad (41)$$

It's composed of three single-amplifier biquad (SAB) filter as shown in Figure 3.17. The section order is chosen such that the section sequence is in the order of increasing value of Q. The section with the flattest magnitude of transfer function comes first, the next flattest one second, and so on. It's very close to the optimum. The SAB filter design and the effect caused by real operational amplifier on SAB filters will be presented [13].




Figure 3.17 Reconstruction filter structure

3.3.2 Single-amplifier biquad (SAB) filter

The structure of SAB filter used in reconstruction filter is shown in Figure 3.18.

The voltage transfer function is given by




Figure 3.18 Low-pass single-amplifier biquad filter

The general form of the second-order low pass filter is described by

$$\frac{V_{out}}{V_{in}} = \frac{H_0 \omega_n^2}{s^2 + \frac{\omega_n}{Q}s + \omega_n^2} \quad (42)$$

If the operational amplifier is ideal, the transfer function of Figure 3.18 is

$$\frac{V_{out}}{V_{in}} = \frac{-R_1^{-1}R_3^{-1}C_1^{-1}C_2^{-1}}{s^2 + s(C_1^{-1})(R_1^{-1} + R_2^{-1} + R_3^{-1}) + R_2^{-1}R_3^{-1}C_1^{-1}C_2^{-1}} \quad (43)$$

By comparing with equation (42),

$$\omega_n = \frac{1}{\sqrt{R_2 R_3 C_1 C_2}} \quad (44)$$

$$|H_0| = \frac{R_2}{R_1} \quad (45)$$

$$Q = \sqrt{\frac{C_1}{C_2}} \left(\frac{\sqrt{R_2 R_3}}{R_1} + \sqrt{\frac{R_3}{R_2}} + \sqrt{\frac{R_2}{R_3}} \right)^{-1} \quad (46)$$

Assuming $C_1 = C$ and $C_2 = mC$. Substituting these into equation (44), (45), and (46)

gives

$$R_1 = \frac{R_2}{|H_0|} \quad (47)$$

$$R_2 = \frac{1 \pm \sqrt{1 - 4mQ^2(1 + |H_0|)}}{2\omega_n m C Q} \quad (48)$$

$$R_3 = \frac{1}{\omega_n^2 R_2 C^2 m} \quad (49)$$

$$m \leq \frac{1}{4Q^2(1 + |H_0|)} \quad (50)$$

Inserting parameters into equation (50) and assuming the capacitance of C_1 , we can get parameter m . And then substituting into equation (47), (48), and (49), the other parameters are obtained. Table 3.2 summarizes the filter parameter sizing [13].

Table 3.2 Filter parameter sizing

	<i>Filter_1</i>	<i>Filter_2</i>	<i>Filter_3</i>
<i>R1</i>	64.126k	46.961k	51.122k
<i>R2</i>	128.25k	93.922k	51.122k
<i>R3</i>	82.293k	60.200k	77.420k
<i>C1</i>	0.5p	0.5p	2p
<i>C2</i>	0.14p	0.075p	0.05p

3.3.3 The Effect of $A(s)$ on SAB Filter

Let's investigate the effect of operational amplifier on the SAB filter. We can analyze the circuit directly with finite amplifier gain A . The result is

$$\frac{V_{in}}{V_{out}} = \frac{R_1^{-1} R_3^{-1} C_1^{-1} C_2^{-1} \frac{A}{1+A}}{s^2 + s \left[C_1^{-1} (R_1^{-1} + R_2^{-1} + R_3^{-1}) + \frac{C_2^{-1} R_3^{-1}}{1+A} \right] + R_2^{-1} R_3^{-1} C_1^{-1} C_2^{-1} + \frac{R_1^{-1} R_3^{-1} C_1^{-1} C_2^{-1}}{1+A}} \quad (51)$$

The operational amplifier integrator model is

$$A(s) = \frac{GB}{s} \quad (52)$$

Using the integrator model, we have

$$\frac{V_{in}}{V_{out}} = \frac{N(s)}{D(s)} = \frac{GB \times R_1^{-1} R_3^{-1} C_1^{-1} C_2^{-1}}{s^3 + s^2 (C_2^{-1} R_3^{-1} + C_1^{-1} (R_1^{-1} + R_2^{-1} + R_3^{-1}) + GB) + s (C_1^{-1} C_2^{-1} R_3^{-1} (R_1^{-1} + R_2^{-1}) + GB \times C_1^{-1} (R_1^{-1} + R_2^{-1} + R_3^{-1})) + GB \times R_2^{-1} R_3^{-1} C_1^{-1} C_2^{-1}} \quad (53)$$

The denominator is the complex third-order polynomial. It can be simplified as

$$D(s) = (s + g) \left(s^2 + \frac{\omega_n}{Q_n} s + \omega_n^2 \right) \quad (54)$$

The pole of transfer function are the values for which $D(s)=0$. Let the s-plane location of second-order function be $-\alpha \pm j\beta$ so that

$$s^2 + \frac{\omega_n}{Q_n} s + \omega_n^2 = (s + \alpha + j\beta)(s + \alpha - j\beta) = s^2 + 2\alpha s + (\alpha^2 + \beta^2) \quad (55)$$

Equating the constant terms in equation, we find that

$$\omega_n^2 = \alpha^2 + \beta^2 \quad (56)$$

$$Q = \frac{\omega_n}{2\alpha} \quad (57)$$

All of these relationships are shown in Figure 3.19.




Figure 3.19 Definitions of parameters related to pole positions

The effect of finite bandwidth and gain of operational amplifier can be verified in software simulation. According to equation (51) and (53), we can find the effect of ω_n

caused by the finite gain amplifier and unity-gain frequency. Under the different amplifier gain and unity-gain frequency, the pole location can be obtained by the denominator of equation (51) and (53) respectively. Substituting these poles into equation (56), the actual ω_n is obtained. Through this way, the effect of ω_n of transfer function, T_1 , T_2 , and T_3 caused by the finite gain amplifier and unity-gain frequency can be evaluated.

Figure 3.20 (a) and (b) show the ω_n error and quality factor error of three transfer functions caused by finite unity-gain frequency respectively. The value of GB in equation (53) is replaced by the frequency-normalized value. The larger unity-gain frequency is needed by the increasing value of Q so that the error can be also decreased.




Figure 3.20 The unity-gain bandwidth causes (a) ω_n error (b) Q factor error

Figure 3.21 shows the schematic of the operational amplifier used in the reconstruction filter. It is based on a fully differential two-stage structure with continuous time CMFB circuit. It's hard to obtain the high gain operational amplifier with a supply voltage limited to 1.0 V. Thus it usually uses a multi-stage structure to

construct operational amplifier with 1.0 V power supply. Thus we use the two-stage structure. A resistor, R1, in series with the compensation capacitor, C1, modifies the zero frequency. Table 3.3 shows the two-stage operational amplifier post-simulation result. The open-loop gain of OP is greater 40dBso that ω_n error is less 1%.




Figure 3.21 Operational amplifier used in reconstruction filter

Table 3.3 Two-stage operational amplifier post-simulation result

Supply Voltage	1V		
Input and output common mode voltage	0.5V		
Post-simulation			
Corner	TT	SS	FF
DC Gain A_0 [dB]	42.817	43.151	42.24
Power Consumption [μ W]	127.14	117.06	138.43
Unity-Gain Frequency [MHz]			
Output Loading 0.14p	102.52	94.181	112.71
Output Loading 0.075p	114.07	105.84	123.05
Output Loading 0.05p	118.15	110.89	126.79

Figure 3.22 shows the Butterworth filter frequency response in three corners. We can find that the filter bandwidth is inside 5MHz in three corners. In order to observe

the attenuation from DAC bandwidth to sampling frequency, two tones (5.01MHz and 19.94MHz) are fed into the filter. Figure 3.23 shows the filter output spectrum in the worst case. The attenuation in the stop-band from bandwidth to sampling frequency is 37.15dB.




Figure 3.22 Filter frequency response in three corners




Figure 3.23 Filter output spectrum with two tones

CHAPTER 4

EXPERENTIAL SETUP AND SIMULATION RESULT

4.1 Floor-Planning and Layout

This chip is used in the analog baseband circuit (ABB) of WiBoC system. It includes the analog baseband circuit used in WSN system and Low-pass Filter, VGA, and LA used in the CPN system. The floor planning of chip is shown in figure 4.1. The implementation of ABB has been integrated in a 90nm CMOS process. The chip layout is shown in Figure 4.2. The active area of DAC is $0.705\text{mm} \times 0.474\text{mm}$. The four capacitor networks occupy a total active area of $367\mu\text{m} \times 348\mu\text{m}$, about 37% of the whole DAC and reconstruction Filter. To follow-up integration, the analog pads and digital pads are separated.




Figure 4.1 The floor-planning of chip




Figure 4.2 The diagram of chip layout

4.2 System Simulation Result

4.2.1 *Dynamic Simulation*

Figure 4.3 and 4.4 show the post-simulated FFT plot of DAC output and filter output respectively. The SFDR and SNDR of DAC output at 5.01MHz with 20MHz sampling frequency are about 72.3dB and 58.87dB. The SFDR and SNDR of filter output at 5.01MHz with 20MHz sampling frequency are about 72.89dB and 58.83dB. In the Figure 4.4, the PSD of filter output after 5MHz is decayed due to filter bandwidth. Figure 4.5 shows the output spectrum of two tones (1.914MHz and 2.968MHz). The difference between signal tones and largest noise power is about 71.4dB.




Figure 4.3 Post-simulation FFT plot of DAC output




Figure 4.4 Post-simulation FFT plot of filter output




Figure 4.5 Output spectrum with two tones

Variation from foundry will affect characteristic of transistors, so corner simulation for TT, FF and SS are also needed. Figure 4.6 and 4.7 are SFDR and SNDR plots of DAC output and filter output respectively. Input frequency is from 0.21MHz to 5.01MHz, and the SFDR is above 66dB in all corners.




Figure 4.6 Post-simulation SFDR and SNDR of DAC output frequency in corner




Figure 4.7 Post-simulation SFDR and SNDR of filter output frequency in corner

4.2.2 INL and DNL

INL and DNL is also static performance. To simulate DNL and INL, we use the increasingly monotonic digital code to control the DAC and take the result value in stable state of each step. Through the MATLAB, we can find the answer. Figure 4.8 is the DNL plot in post-simulation. The DNL is less than 0.42LSB. And in figure 4.9, the INL plot in post-simulation is shown. The INL is less than 0.51LSB. The DNL isn't less -1 LSB at any transition, thus the DAC is monotonic.




Figure 4.8 Post-simulation of DNL




Figure 4.9 Post-simulation of INL

4.2.3 Specification Table

Table 4.1 shows the performance summary simulated in 90nm UMC CMOS process. The conversion rate is 20MS/s and the resolution is 10bit. The power supply is 1V in this work. In post-simulation, the SFDR at 5.01MHz with 20MHz sampling frequency is about 72dB. The DNL is below 0.42 LSB and the INL is below 0.51 LSB. The total power consumption is 1.97mW. Then the digital circuit consumes about 110.14 μ W, and analog circuit consumes about 1.27mW. The detail power distribution is shown below in Figure 4.10.

Table 4.1 DAC specification of post-simulation

	Post-simulation
Technology	90nm CMOS process
Resolution	10bit
Supply voltage	1V
Conversion rate	20MHz
SFDR at 20MS/s	72dB (5.01MHz)
DNL	< 0.42LSB
INL	< 0.51LSB
DAC power consumption	652.47 μ W [Analog] 110.14 μ W [Digital]
Filter power consumption	623.27 μ A
Output buffer consumption	582.19 μ A
Total power consumption	1.97mA
Active area without pads	0.21mm ²




Figure 4.10 Power consumption of each block

CHAPTER 5

CONCLUSION

At first, using additional switch connected to the buffer controlled by additional clock phase can effectively overcome the nonlinearity caused by operational amplifier. And the RZ architecture suits the spectral performance and releases the requirement of track-and-hold circuit. Second, the shielding capacitor is a way to perform better matching performance. Third, the proposed capacitor network avoids any route inside the capacitor array. It is effective to release the impact of the parasitic capacitor caused by the layout routing. Overall, it can be used in dozens of mega hertz and 10-bit resolution application.

Table 5.1 summarizes the benchmark of the performance of the reconfigurable analog baseband circuit. Comparing with [2], [3], [14] and [18], this work has the least power consumption. All of them are current mode DAC. The power consumption of the current mode DAC increases exponentially with resolution. And the power consumption is dependent on the output loading. The higher output loading will need the lower full swing current. As long as optimized the operational amplifier, this architecture is possible to apply to the medium-speed and medium resolution DAC for transmitter.

Table 5.1 Performance summary of reconfigurable analog baseband circuit

	2006 TCAS[2]	2006 JSSC[3]	2003 JSSC[14]	2001 JSSC[18]	This Work
Technology	0.13 μ m	0.13 μ m	0.13 μ m	0.18 μ m	90nm
Supply Voltage	1.2 V	1.2V	1.5	1.8	1V
Resolution	8bit	8bit	14bit	14bit	10bit
Nyquist update rate	50MHz	50MHz	50MHz	100MHz	20MHz
INL	$\leq \pm 0.25$ LSB	$\leq \pm 0.3$ LSB	$\leq \pm 0.43$ LSB	$\leq \pm 0.5$ LSB	$\leq \pm 0.51$ LSB
DNL	$\leq \pm 0.1$ LSB	$\leq \pm 0.1$ LSB	$\leq \pm 0.34$ LSB	$\leq \pm 0.5$ LSB	$\leq \pm 0.42$ LSB
SFDR	60dB (@0.6MHz)	61dB (@0.6MHz)	64dB (@21MHz)	84dB (@0.1MHz)	72dB (@ 5.01MHz)
Current Consumption	14mA	8.4mA	11.13mA	11.1mA	1.97mA
Active Area without Pad	0.9mm ²	0.8mm ²	0.1mm ²	1mm ²	0.332mm²
FOM	4.32*10 ¹⁰	9.35*10 ¹⁰	1.993*10 ¹²	6.34*10 ¹⁰	4.0498*10¹²

$$FOM = \frac{V_{FS} \cdot f_{in} \cdot 10^{SFDR/20}}{Power} [6]$$

The low power 10bit, 20MS/s reconfigurable analog baseband circuit (flip around DAC + source follower + reconstruction filter) was fabricated by 90nm 1P9M UMC CMOS technology. The active area of DAC is 0.705mm×0.474mm. The total analog baseband circuit consumes 1.97mW under 1V power supply. It achieves an SFDR of 72dB and differential nonlinearity (DNL) and integral nonlinearity (INL) are under 0.42LSB and 0.51LSB, respectively.

REFERENCE

- [1] F. Maloberti, "Data Converters" Boston, MA : Springer, 2007.
- [2] P. Malcovati and A. Baschirotto, "A 1.2- V 30.4-dBm OIP3 reconfigurable analog baseband Chanbel for UMTS/WLAN transmitters," *IEEE Trans. Circuits Syst.I*, vol. 53, no. 10, pp. 2125-2131, Oct 2006.
- [3] N. Ghittori, A. Vigna, P. Malcovati and A. Baschirotto, "1.2-V low-power multi-mode DAC + Filter blocks for reconfigurable (WLAN/UMTS, WLAN/Bluetooth) transmitter," *IEEE Journal Solid-State Circuits*, vol. 41, no. 9, pp. 1970–1982, Sep. 2006.
- [4] R. Schreier, J. Steensgaard, and Gabot C. Temes, "Design-oriented estimation of thermal noise in switched-capacitor circuits," *IEEE Trans. Circuits Syst.I*, vol. 52, no. 11, pp. 2358-2368, Oct 2005.
- [5] Alex R. Bugeja, Bang-Sup Song, Patrick L. Rakers, and Steven F. Gillig, "A 14-b, 100-MS/s CMOS DAC designed for spectral performance," *Journal Solid-State Circuits*, vol. 34, no. 12, pp. 1719–1732, Sep. 1999.
- [6] Giotta, D., Pessl, P., Clara, M., Klatzer, W. and Gaggl, R., "Low-power 14-bit current steering DAC, for ADSL2+/CO applications in 0.13 μ m CMOS," in *Proc. ESSCIRC*, Sep. 2004, pp. 163-166.
- [7] N. Ghittori, A. Vigna, P. Malcovati and A. Baschirotto, "A Low-Distortion 1.2 V DAC + Filter for Transmitters in Wireless Applications" *ISCAS 2005, IEEE International Symposium Circuits and Systems*, pp. 776-779.
- [8] Pieter Vorenkamp and Johan P. M. Verdaasdonk, "Fully Bipolar, 120-MS/s 10-b Track-and-Hold Circuit," *IEEE Journal Solid-State Circuits*, vol. 27, no. 7, pp. 988–992, Jul. 1992.
- [9] I.-H.Wang, J.-L. Lin and S.-I. Liu, "5-bit 10GSamples/s track-and-hold circuit with input feedthrough cancellation," *ELETRONICS LETTERS* vol.42, no. 8, pp. 457-459, Apr. 2006.
- [10] Chun-Cheng Liu, Soon-Jyh Chang, Guan-Ying Hung and Ying-Zu Lin, "A 10-bit 50-MS/s SAR ADC with a Monotonic Capacitor Switching Procedure," *IEEE Journal Solid-State Circuits*, vol. 45, no. 4, pp. 731-740, Apr. 2010.
- [11] B. P. Ginsburg and A. P. Chandrakasan, "Highly interleaved 5b 250-MS/s ADC with redundant channels in 65nm CMOS," *IEEE ISSCC. Dig. Tech. Papers.*, Feb. 2008, pp. 240-241.
- [12] Alan V. OppenheimKen, "Signals and Systems," Prentice Hall, c1997.
- [13] Chen, Wai-Kai, "Passive, Active, and Digital Filters" London : CRC ; 2006.
- [14] Y. Cong and R. L. Geiger, "A 1.5-V 14-bit 100-MS/s Self-Calibrated DAC," *IEEE Journal of Solid-State Circuits*, vol. 38, pp. 2051-2060, Dec., 2003.

- [15] Bibhu Datta Sahoo and Behzad Razavi, "A 12-Bit 200-MHz CMOS ADC," *Journal of Solid-State Circuits*, vol. 44, no. 9, pp. 2366-2380, September 2009.
- [16] A.R. Bugeja and Bang-Sup Song, "A self-trimming 14-b 100-MS/s CMOS DAC," *IEEE Journal of Solid-State Circuits*, Vol.35, No.12, pp. 1841-1852, March 2000.
- [17] Susan Luschas, Richard Schreier, and Hae-Seung Lee, "Radio Frequency Digital-to-Analog Converter," *IEEE Journal of Solid-State Circuits*, Vol.39, No. 9, September 2004.
- [18] M.P. Tiilikainen "A 14-bit 1.8-V 20-mW 1-mm² CMOS DAC," *IEEE Journal of Solid-State Circuits*, vol. 36, pp. 1144 - 1147, Jul., 2001.

