# 國立交通大學

## 電控工程研究所

## 碩士論文



Power Consumptions Model and Model-based Design Optimization for Sigma-Delta Modulators

> 研究生: 黃瑞祺 指導教授: 陳福川 教授

## 中華民國九十八年八月

功率消耗模型及模組設計最佳化

運用在積分三角類比數位轉換器

Power Consumptions Model and Model-based Design Optimization for Sigma-Delta Modulators

| 研 究 生:黄瑞祺 | Student : Ray-Chie Huang |
|-----------|--------------------------|
| 指導教授:陳福川  | Advisor: Fu-Chuang Chen  |

A Thesis Submitted to Department of Electrical and Control Engineering College of Electrical Engineering and Computer Science

國 立 交 通 大 學 電 控 工 程 研 究 所 碩士 論 文

National Chiao Tung University

in partial Fulfillment of the Requirements

for the Degree of

Master

in

Electrical and Control Engineering

August 2009

Hsinchu, Taiwan, Republic of China

中華民國九十八年八月

## 功率消耗模型及模組設計最佳化 運用在積分三角類比數位轉換器

指導教授:陳福川 教授

研究生:黃瑞祺

#### 國立交通大學

電控工程研究所

#### 摘要

傳統的積分三角類比數位轉換器系統設計是一個相當耗時的工作,需要不斷的嘗試各 種系統參數,以達到所需要的解析度以及功率消耗要求。本篇論文分析了積分三角類比 數位轉換器的主要雜訊來源與非線性特性所造成的失真問題。藉由分析推導出的失真功 率模型、雜訊功率模型及絕對功率消耗模型,並以訊號對雜訊和失真比(SNDR)來當作 我們的設計規格,以做最佳化的設計。此最佳化設計意指在某特定系統規格下,找到一 組最佳化的系統參數,使得類比數位轉換器的功率消耗最小以及訊號對雜訊和失真比最 大,並節省龐大制定系統參數的時間成本。最後我們將針對已發表的設計結果來做驗證 的工作。雖然現今已存在相當多行為模擬工具以自動化制定系統參數,但相較之下,本 論文所提出的數學式最佳化方法將快上許多。

# Power Consumptions Model and Model-based Design Optimization for Sigma-Delta Modulators

Student : Ray-Chie Huang

Advisor: Dr. Fu-Chuang Chen

Institute of Electrical and Control Engineering

Nation Chiao Tung University

#### ABSTRACT

### 

The conventional sigma-delta ADC system design is a time consuming process and needs much trials and errors with system parameters(GBW, OSR and Bit...etc ) to meet the specific specifications(signal bandwidth, SNDR). This paper analyze the mainly noise sources and nonlinear distortions. Utilizing the noise power models, nonlinear distortion power models and accurate power consumption models derived in this paper, and the assigned signal to noise and distortion ratio (SNDR) to be the design goal, we can forward to do design optimization under the specific specifications. Design optimization means that under the specific specifications, we find a set of optimal design parameters such that the power consumption of ADCs is minimum and SNDR is maximum, and reduce the huge time-cost to set up the circuit specifications. Finally, design optimization is tested against a published design result. Although design automation issues have been partially addressed by recent behavior- simulation–based methods, yet such methods can be slower than our analytical approach far.

| 中文摘要  | I    |
|---|------|
| English Abstract  | II   |
| Contents  | III  |
| Lists of Tables   | V    |
| Lists of Figures  | VI   |
| List of Symbols   | VIII |
| Chapter1 Introduction                                   | 1    |
| 1.1 Current Status and Background                       | 1    |
| 1.2 Motivation and Aims                                 |      |
| 1.3 Organization.                                       | 2    |
| Chapter2 Fundamental Theorems of Sigma-Delta Modulators | 3    |
| 2.1 Nyquist Sampling Theorem                            | 3    |
| 2.2 Quantization Noise and Peak SNR                     | 5    |
| 2.3 Techniques of Sigma-Delta Modulator                 | 7    |
| 2.3.1 Oversampling Technique                            |      |
| 2.3.2 Noise shaping                                     | 9    |
| 2.4 Architectures of Sigma-Delta Modulator              | 11   |
| 2.4.1 First-Order Sigma-Delta Modulator                 | 12   |
| 2.4.2 Single-Loop Second-Order Sigma-Delta Modulator    | 13   |
| 2.4.3 Single-Loop High Order Sigma-Delta Modulator      | 15   |
| 2.4.4 Interpolative Sigma-Delta Modulator               | 16   |
| 2.4.5 MASH Architecture                                 | 17   |
| 2.4.6 Multi-bit Quantizer Sigma-Delta Modulator         | 18   |
| 2.4.7 Multi-bit Sigma-Delta Modulator use DEM Technique | 20   |

## Contents

| 2.4.8 Decimator   | 21 |
|---|----|
| 2.4.9 Performance Metrics for a $\Sigma\Delta$ Modulator    | 21 |
| Chapter3 Models of Sigma-Delta Modulator Noises Power       | 24 |
| 3.1 Clock Jitter Effects                                    | 24 |
| 3.2 Thermal noise (Switch circuits)                         | 25 |
| 3.3 Finite OTA Gain Error.                                  | 26 |
| 3.4 Multi-bit DAC noise                                     | 27 |
| 3.5 Settling noise  | 28 |
| 3.5.1 Variance equation of V <sub>S</sub>                   | 29 |
| 3.5.2 Settling noise power of integration phase             | 30 |
| 3.5.3 Dependence with settling noise and quantization noise | 33 |
| Chapter4 Models of Sigma-Delta Modulator Power Consumption  | 35 |
| 4.1 Static Power Consumption.                               |    |
| 4.1.1 OTA power model                                       | 36 |
| 1896<br>4.1.2 Comparator power model                        | 39 |
| 4.2 Dynamic Power Consumption                               | 39 |
| 4.2.1 Switch power model                                    | 40 |
| 4.2.2 DAC power model                                       | 41 |
| 4.2.3 Digital power model                                   | 43 |
| Chapter5 Design Optimization of Sigma-Delta ADCs Design     | 46 |
| Chapter6 Conclusions and Future Works                       | 48 |
| References  | 49 |

## **Lists of Tables**

| TABLE 3.1 Coefficient of polynomial   |    |
|---|----|
| TABLE 4.1 power dissipation between Static part and Dynamic part in different |    |
| bit   | 35 |
| TABLE 4.2 Value of $\zeta_0$ and $\zeta_1$ in different amplifier             |    |
| TABLE 4.3 Relationship between power models and system parameters             |    |
| TABLE 5.2 The representation of each noise in our models                      | 47 |



## **Lists of Figures**

| Fig. 2.1 (a) Original signal spectrum                       |
|---|
| (b) Sample function when $fs > 2fB$                         |
| (c) Signal spectrum that is sampled by (b)                  |
| (d) Sample function when $fs < 2fB$                         |
| (e) Signal spectrum that is sampled by (d)4                 |
| Fig. 2.2 Quantization process                               |
| Fig. 2.3 Quantization error caused by A/D converter         |
| Fig. 2.4 Quantization error range                           |
| Fig. 2.5 P.D.F of quantization error                        |
| Fig. 2.6 Sampling system                                    |
| Fig. 2.7 Noise distribution after sampling                  |
| Fig. 2.8 (a) General $\Sigma\Delta$ modulator 1896          |
| (b) Linear model with quantization noise                    |
| Fig. 2.9 Noise shaping                                      |
| Fig. 2.10 Block diagram of A/D converter                    |
| Fig. 2.11 First-order modulator                             |
| Fig. 2.12 Single-loop second order $\Sigma\Delta$ modulator |
| Fig. 2.13 Comparison of noise shaping techniques15          |
| Fig. 2.14 Single-loop high order $\Sigma\Delta$ modulator   |
| Fig. 2.15 Four-order interpolative architecture             |
| Fig. 2.16 2-1 architecture MASH $\Sigma\Delta$ modulator    |
| Fig. 2.17 SNR vs. OSR with different quantizer bit number   |
| Fig. 2.18 Multi-bit architecture                            |
| Fig. 2.19 A B-bit DAC with DEM technique                    |

| Fig. 2.20 Performance characteristic of a converter                                | 23 |
|--|----|
| Fig. 3.1 Main nonidealities sources in the $\Sigma\Delta$ modulator                | 25 |
| Fig. 3.2 Histogram distribution of $V_s(n)$  | 29 |
| Fig. 3.3 Three types of settling conditions in integration phase                   | 31 |
| Fig. 4.1 Structure of OTA  | 36 |
| Fig. 4.2 Simulation of OTA power model   | 38 |
| Fig. 4.3 CMOS transmission gate  | 40 |
| Fig. 4.4 Sampling phase  | 42 |
| Fig. 4.5 Integration phase   | 42 |
| Fig. 4.6 CMOS logic inverter   | 44 |
| Fig. 5.1 Flow of the proposed optimization for the ΣΔ modulator Model-based design | 46 |
|  |    |

## List of Symbols

## Symbols

| $V_{LSB}$                                | Quantizer step size                                  |
|--|--|
| V <sub>os</sub>                          | Maximum output swing of op-amp                       |
| OSR                                      | OverSampling Ratio                                   |
| $k_{\scriptscriptstyle \Sigma\!arDelta}$ | Order of the Sigma-Delta modulator                   |
| В  | Number of bits in the quantizer                      |
| $f_{\scriptscriptstyle S}$               | Sampling Frequency                                   |
| $f_{\scriptscriptstyle B}$               | Signal Bandwidth                                     |
| V <sub>ref</sub>                         | Reference Voltage of the quantizer                   |
| $A_0$                                    | Finite Gain of OTA                                   |
| $f_{in}$                                 | Frequency of the input signal                        |
| $\phi_i$                                 | ith phase of a nonoverlap clock                      |
| $A_{in}$                                 | Amplitude of input signal                            |
| $\sigma_{_{ m jit}}$                     | standard deviation of clock jitter                   |
| $C_{s}$                                  | Sampling capacitor                                   |
| $C_I$                                    | Integrating capacitor                                |
| $C_L$                                    | Load capacitor of OTA                                |
| $C_{gate}$                               | The loading capacitors of CMOS logic gates           |
| C <sub>Switch</sub>                      | The gate capacitances of all CMOS transmission gates |

| $C_{OX}$                         | The capacitance per unit area of the gate oxide                               |
|----------------------------------|---|
| $V_s$                            | Input signal plus feedback DAC signal   |
| $	au_1$                          | Time constant of input branch   |
| $\sigma_{\scriptscriptstyle VS}$ | Standard deviation of $V_s$   |
| $	au_2$                          | Time constant of integrator output settling                                   |
| <i>a</i> <sub><i>i</i></sub>     | gain coefficient of $i$ th integrator   |
| η<br>Τ                           | percentage of the bottom plate parasitic<br>Absolute temperature              |
| $\mathbf{R}_{\mathrm{Switch}}$   | Switch ON resistance  |
| Ν                                | quantizer levels  |
| G <sub>m</sub>                   | Amplifier transconductance S  |
| Pr()                             | Probability of some condition   |
| k                                | Boltzmann's constant $(1.38 \times 10^{-23})$ J/K                             |
| α                                | OTA noise factor  |
| Erf[]                            | Error Function  |
| I <sub>OTA</sub>                 | Total current of the OTA  |
| I <sub>BASE</sub>                | Base current of each transistor of the input differential pair of OTA         |
| K <sub>OTA</sub>                 | The ratio of the total current of the OTA to this bias current                |
| $f_{cl2}$                        | The GBW of the OTA  |
| $V_{reff}$                       | The overdrive voltage of the transistor of the input differential pair of OTA |
| ${\cal E}_0$                     | The permittivity of free space  |

# 1. Introduction

#### **1.1 Current Status and Background**

The sigma-delta modulator based on switched-capacitor circuits is well suited for high resolution medium-to-low-speed applications such as digital audio [1-2][3-6], voice codec [7], and DSP chip. Recently, with the popularity of the portable devices, the low power devices became a very important topic [4]. To reduce power consumption is to extend the life of the battery and to bring the convenience to the users. Design optimization towards minimal power consumption is popular with the high-speed low-power applications of the  $\Sigma\Delta$  modulator [8-14].  $\Sigma\Delta$  ADCs have been frequently applied to higher signal bandwidth, and low power consumption designs. For example, in xDSL [15-16], WiMAX [17-18] and WLAN [19] applications, signals up to several MHz must be handled. When signal bandwidth increased, the power dissipation will increased too. Both of them are trade of specification, so how to reduce power consumption and increase resolution were important issue of Sigma-Delta A/D converters design.

#### **1.2 Motivation and Aims**

The power consumption of the Sigma-Delta A/D converters is important in all kinds of application. So it is difficult that how to design can get the better power consumption. We propose a power consumption model to estimate the power consumption in the discrete time  $\Sigma\Delta$  ADCs design. Generally, the OTA (Operational Transconductance Amplifier) are the components consuming the most power in SDM [5]. The OTA power consumption model also the most difficult to estimate cause it has three system parameters (GBW, SR and DC-gain) in this power consumption model. Since significantly increasing the sampling rate

and reduce power consumption is difficult [4], designers seek DC-gain in order to achieve low power consumption and high-linearity. Due to the complexity with OTA, the papers about OTA noise and distortion can't directly offer an efficient method to obtain optimum DC-gain in low power consumption required. How to choice an optimum equilibrium of power consumption and resolution is important to designers. To propose the design optimization for  $\Sigma\Delta$  modulators, we need a complete set of important nonideality models and the power consumption model. The performance of the  $\Sigma\Delta$  ADCs is usually expressed in terms of SNR and SNDR. Circuit designers must take into consideration the nonidealities and decide the circuit and system parameters to meet the desired specifications. A design optimization procedure is proposed to meet design specifications while minimizing power consumption. In a  $\Sigma\Delta$  modulator, common causes for harmonic distortions are nonlinear finite DC-gain, settling error, nonlinear capacitances, quantizer nonlinearity, nonlinear switch resistance and unit-DAC mismatch. OTA are the critical part of the  $\Sigma\Delta$  modulators and its nonidealities such as nonlinear finite DC-gain and settling error may produce distortions and noise significantly. With these models for design optimization, we can increase the automation and reduce complexity in the single-loop  $\Sigma\Delta$  ADCs design.

#### **1.3 Organization**

This work is organized as follows. In Chapter 2, systematic studies of fundamental theory and various architectures of  $\Sigma\Delta$  modulator are presented first. The total noise power of Sigma-Delta Modulator has a brief introduction in Chapter 3. The accurate power consumption models is derived in Chapter 4. A design optimization scheme is proposed in Chapter 5.. Conclusions and future works are presented in Chapter 6.

# 2.Fundamental Theorems and Architectures ofSigma-Delta Modulators

Before we establish the OTA gain distortion model of  $\Sigma\Delta$  modulators, several important theorems and concepts must be known, such as Nyquist sampling theorem, quantization error and the two most critical techniques in a  $\Sigma\Delta$  modulator: oversampling and noise shaping. All topologies of  $\Sigma\Delta$  modulators are based on these two techniques. There also have some parameters we must to understand, such as OSR, SNR, and SNDR ...etc. This chapter starts from fundamental theorems, and introduces several topologies of  $\Sigma\Delta$  modulators.

We will illustrate quantization error and analyze quantization noise in an ideal A/D converter and then derives the peak signal-to-noise ratio. The resolution of an A/D converter is determined by signal-to-noise ratio, which is a very important specification in an A/D converter.

#### 2.1 Nyquist Sampling Theorem

In an analog-to-digital converter, the analog signal from external environment must be converted to discrete-time signal by sampling. However, the sampling rate (fs) and signal bandwidth (fB) must follow the Nyquist sampling theorem in (2.1):

$$f_S \ge 2f_B \tag{2.1}$$

The sampling rate must be higher or equal to twice of signal bandwidth in order to prevent from aliasing. We will illustrate the phenomenon of aliasing by Fig. 2.1. Fig. 2.1(a) and (b) are the spectrums of signal and sample function respectively; from fig. 2.1(c), when sampling rate is twice higher than signal bandwidth, the signal after sampling has no aliasing and it can be perfectly reconstructed by using low pass filters. However, in Fig. 2.1(d), when the sampling rate is lower than twice of signal bandwidth, aliasing will appear in the signal after sampling. The signal having aliasing is difficult to reconstruct to original signal, like Fig. 2.1(e).





Fig. 2.1 (a) Original signal spectrum (b) Sample function when fs > 2fB (c) Signal spectrum that' sampled by (b) (d) Sample function when fs < 2fB (e) Signal spectrum that sampled by (d)

#### 2.2 Quantization noise and Peak SNR

V

We can get a discrete-time signal by sampling a continuous-time signal, and this sampled signal can be converted to digital signal. Quantization will appear in this process, the basic concept of quantization is to classify the original signal to different levels according to its level to determine the bit number of this signal, as shown in Fig. 2.2



It will have quantization error even in an ideal analog-to-digital converter. As shown in Fig .2.3, we convert the digital signal B to analog signal V<sub>1</sub> by a D/A converter, and then the signal V<sub>1</sub> is subtracted by input signal Vin. The result is the quantization error V<sub>Q</sub>, as in (2.2) [20].


$$V_{Q} = V_{in} - V_{1}$$
(2.2)
  
A/D
B
D/A
V\_{1}
Converter
+
V\_{Q}

Quantization noise  $V_Q = V_{in} - V_1$ 

Fig. 2.3 Quantization error caused by A/D converter

The range of quantization error is limited in  $\pm V_{LSB}/2$  (as in Fig. 2.4), and we assume the probability density function of quantization error is uniformly distributed between  $\pm V_{LSB}/2$  and its mean is zero, as shown in Fig. 2.5. From this assumption, we can easily get the quantization noise power  $V_{Q(rms)}^2$  in (2.3).

$$V_{Q(rms)}^{2} = \int_{-\infty}^{\infty} x^{2} \cdot f_{Q}(x) \cdot dx = \frac{1}{V_{LSB}} \int_{-VLSB/2}^{VLSB/2} x^{2} \cdot dx = \frac{V_{LSB}^{2}}{12}$$
(2.3)



From (2.3) we can know the quantization noise power is proportional to square of VLSB, and VLSB can be represented as in (2.4). Therefore, we can say that the quatization noise will reduce by increasing quantization bit number.

$$V_{LSB} = \frac{FS}{2^B}$$
(2.4)

FS=Full scale =  $V_{ref+} - V_{ref-}$  B : Quantization bit number

Assume that input signal is sinusoidal, expressed as  $V_{in}(t) = A \sin\omega t$ , so the input signal power  $V_{in(rms)}^2$  is as (2.5). In (2.5), we define the amplitude of input signal is the full scale of reference voltage, and from (2.3), (2.4) and (2.5), the peak SNR(Peak Signal-to-Noise Ratio) can be derived as in (2.6).

$$V_{in(rms)}^{2} = \frac{1}{T} \int_{-T/2}^{T/2} (A \cdot \sin \omega t)^{2} \cdot dt = \frac{A^{2}}{2} = \frac{(2A)^{2}}{8} = \frac{FS^{2}}{8}$$
(2.5)

PSNR = 10 log(
$$\frac{V_{in(rms)}^{2}}{V_{Q(rms)}^{2}}$$
) = 6.02B + 1.76 dB (2.6)


(2.6) is the result obtained by Nyquist sampling rate. From (2.6), we can know that each additional bit number in quantizer increases 6dB in SNR. In Nyquist A/D converters, increasing the resolution of quantizer (decrease  $V_{LSB}$ ) while reducing the quantization noise is a general method to reach higher SNR, but this method is sensitive to mismatches of analog device. Therefore, the general Nyquist A/D converter is not easily to implement with high resolution.


#### 2.3 Techniques of Sigma-Delta Modulator

 $\Sigma\Delta$  A/D converters are based on oversampling and noise shaping to reach high resolution. Oversampling means the sampling rate is much higher than Nyquist rate, about 8~512 times in general applications. The goal of oversampling is to expand quantization noise to wider range. It can reduce the quantization noise in signal bandwidth and increase the DR (Dynamic range) of input signal. Noise shaping is a technique that moves noise to high frequency, which is done by using discrete time filter and feedback technique. After noise shaping, the noise in high frequency can be filtered out by a digital filter [21].

#### **2.3.1 Oversampling Technique**

First, we made the assumption that quantization noise is a uniform distribution in sampling spectrum so its mean is zero and is a white noise [22]. The system in Fig. 2.6 just has oversampling function and does not have noise shaping effect. If a A/D converter is sampled in Nyquist rate, then the quantization noise is uniform distributed between  $\pm f_B$ ; if it is sampled by oversampling technique, then quantization noise is uniform distributed between  $\pm f_{S2}/2_s$ , which is much larger than  $f_B$ . As shown in Fig. 2.7, if the signal bandwidth is between  $\pm f_B$ , then quantization noise in this bandwidth will be reduced by using oversampling technique, which will raise PSNR significantly.








Fig. 2.7 Noise distribution after sampling

In the condition of oversampling, the PSD (Power Spectrum Density) of quantization noise is as  $S_{e2}(f)$  in Fig. 2.7 and can be represented as:

$$k_x^2 = \frac{V_{LSB}^2}{12 \cdot f_s} = S_{e2}^2(f)$$
 (2.7)

From (2.7) we can estimate the quantization noise in  $2f_B$  after oversampling

$$P_{Q} = \int_{-f_{B}}^{f_{B}} k_{x}^{2} \cdot df = \frac{2f_{B}}{f_{S}} \cdot \frac{V_{LSB}^{2}}{12} = \frac{FS^{2}}{12 \cdot 2^{2B} \cdot OSR}$$
(2.8)

In (2.8), we define a parameter OSR (Oversampling Ratio) as

$$OSR = \frac{f_s}{2f_B}$$
(2.9)


Finally, we can get PSNR from (2.5) and (2.8)

PSNR = 10 log(
$$\frac{P_{signal}}{P_Q}$$
) = 6.02B + 1.76 + 10 log(OSR) (2.10)

From (2.10), we can find that doubling OSR will increase 3dB in PSNR, which is about 0.5 bit increase in resolution. Although oversampling can reduce quantization noise, it is difficult

to reach high SNR when using a low bit quantizer. For example, if we need a 16bit A/D converter, then SNR must be equal to 98dB, if the signal bandwidth is 20KHz, then the sampling rate must equal to  $2 \times 10^9 \times 20$ KHz, it is impossible to implement. Because at such high frequency, quantization noise is no longer a white noise, it is correlated with input signal. So there is not only oversampling technique, we must add noise shaping technique also, if we want to achieve high resolution.

#### 2.3.2 Noise Shaping



We can model a general  $\Sigma\Delta$  modulator and its linear model as shown in Fig. 2.8.

Fig. 2.8 (a) General  $\Sigma\Delta$  modulator (b) Linear model with quantization noise

From Fig. 2.8(a), we can derive output Y(z) as (2.11)

$$Y(z) = \frac{H(z)}{1 + H(z)}X(z) + \frac{1}{1 + H(z)}E(z)$$
(2.11)

and define Signal Transfer Function  $S_{\text{TF}}$  and Noise transfer function  $N_{\text{TF}}$  as

$$S_{TF}(z) = \frac{Y(z)}{X(z)} = \frac{H(z)}{1 + H(z)}$$
 (2.12)

$$N_{\text{TF}}(z) = \frac{Y(z)}{E(z)} = \frac{1}{1 + H(z)}$$
(2.13)

where H(z) is the transfer function of a discrete time filter. There have two important meanings in (2.12), (2.13). If we want to obtain highest SNR,  $S_{TF}$  must be equal to 1, that means the input signal can transfer to output without attenuating; and  $N_{TF}(z)$  must be equal to 0, because the quantization noise will not affect output SNR.

In order to make  $N_{TF}(z)$  be a high pass filter, so at DC(z = 1),  $N_{TF}$  must be 0, and z = 1 is a pole of H(z), so the transfer function H(z) of the discrete filter is as

$$H(z) = \frac{1}{Z-1} = \frac{Z^{-1}}{1-Z^{-1}}$$
(2.14)

Substitute (2.14) into (2.12) and (2.13), we can get

$$S_{TF}(z) = \frac{1}{z}$$
 (2.15)

$$N_{\text{TF}}(z) = 1 - \frac{1}{z}$$
 (2.16)

And we substitute z with  $e^{j\frac{2\pi f}{fs}}$ , then we can plot  $|S_{TF}(f)|^2$  and  $|N_{TF}(f)|^2$  in frequency domain, as Fig. 2.9. We can find  $|N_{TF}(f)|^2$  also increases with frequency, and  $|S_{TF}(f)|^2$  is always equal to 1, if we choose signal bandwidth in low frequency, then we can get highest signal power and lowest noise power, from this figure we see that quantization noise is moved to higher frequency significantly, this is the noise shaping effect.





Fig. 2.9 Noise shaping

After noise shaping, we can filter out the noise in high frequency by using digital filter, and we will illustrate its architecture more detail in the next chapter.

#### 2.4 Architectures of Sigma-Delta Modulator

Before we introduce various architectures of  $\Sigma\Delta$  modulators, we must to realize the basic architecture of a general  $\Sigma\Delta$  A/D converter. Fig. 2.10 is a complete block diagram of a  $\Sigma\Delta$  A/D converter [20], and we can divide it into two different parts. First part is the  $\Sigma\Delta$  modulator. The main function of this part is doing oversampling and noise shaping to the input analog signal. Second part is the decimation filter. The main function of this part is to remove noise in high frequency and down sampling the sampling frequency to base band frequency.



First, the input signal Xin(t) pass an Anti-aliasing filter, the 3dB frequency of this filter is about few times of Nyquist frequency, so signal and noise out of Nyquist frequency is filtered roughly, and this signal goes into the  $\Sigma\Delta$  modulator after goes through a S/H circuit. However, in the circuits implement situation, the sample and hold function is included in the circuits of  $\Sigma\Delta$  modulator, so the signal Xc(t) will pass this modulator and produces a high speed data code Xdsm(n), because of noise shaping, the quantization noise will appear in high frequency. Finally, we must filter the noise in high frequency and reduce the sampling frequency to Nyquist frequency by a decimator, and passes the digital signal to the output [20].

In this chapter, we will focus on the architectures of  $\Sigma\Delta$  modulator, because that the noise model and optimal method is focus on this part, we must understand the theorem,

benefits and drawbacks of each kinds of  $\Sigma\Delta$  modulators. In addition, the implement of decimator is very typical [23, 24]. In today's technology, DSP processors are also used to replace decimators, so we will introduce this part roughly.

#### 2.4.1 First-Order Sigma-Delta Modulator

We recall that H(z) in (2.14) is  $\frac{Z^{-1}}{1-Z^{-1}}$ , substitute it into Fig. 2.8, then we can get a first-order  $\Sigma\Delta$  modulator; Analyze transfer function H(z) from time-domain, it indicates that output signal m(t) is obtained by adding the delayed input signal n(t-1) and the delayed output signal m(t-1), so we can express a complete first-order  $\Sigma\Delta$  modulator as Fig. 3.2.




Fig. 2.11 First-order  $\Sigma\Delta$  modulator

H(z) in Fig. 2.11 is indicated the effects of delay and accumulation, this is equivalent with an integrator in circuit design, so the three circuits components of  $\Sigma\Delta$  modulator are integrator, quantizer and DAC in the feedback path. A first order  $\Sigma\Delta$  modulator's output can represent as

$$Y(z) = z^{-1}X(z) + (1 - z^{-1})E(z)$$
(2.17)

From (2.17) we can find the signal transfer function is as a delay function, and noise transfer function is as a high pass filter, moves the noise to high frequency. In order to derive PSNR of first order  $\Sigma\Delta$  modulator, we must get the magnitude of NTF(z) and STF(z) in the frequency

domain, so we substitute z with  $e^{j2\pi \cdot f/f_s}$ , and get  $|S_{TF}(f)|$  and  $|N_{TF}(f)|$  respectively as:

$$|S_{TF}(f)| = |z^{-1}| = |e^{-j2\pi \cdot f/f_s}| = 1$$

$$N_{TF}(f) = 1 - e^{-j2\pi \cdot f/f_s} = \sin(\frac{\pi f}{f_s}) \times 2j \times e^{-j\pi \cdot f/f_s}$$

$$\Rightarrow |N_{TF}(f)| = 2 \cdot \sin(\frac{\pi f}{f_s})$$
(2.19)

So the quantization noise in base band  $\pm f_B$  can obtain by (2.7) and (2.19)

$$P_{Q} = \int_{-f_{B}}^{f_{B}} S_{e}^{2}(f) \cdot \left| N_{TF}(f) \right|^{2} df = \int_{-f_{B}}^{f_{B}} \frac{V_{LSB}^{2}}{12 \cdot f_{s}} \cdot \left[ 2 \sin\left(\frac{\pi f}{f_{s}}\right) \right]^{2} \cdot df \qquad (2.20)$$

Because that f<sub>B</sub> is much lower than  $f_{s,s}$  so sin( $\pi$  f/f<sub>s</sub>) is approximate equal to ( $\pi$  f/f<sub>s</sub>), and P<sub>Q</sub> is as

$$P_{Q} = \frac{V_{LSB}^{2} \pi^{2}}{36} \cdot (\frac{1}{OSR})^{3} = \frac{FS^{2} \cdot \pi^{2}}{36 \cdot 2^{2B} \cdot OSR^{3}}$$
(2.21)

From (2.5) and (2.21), if we have the maximum signal power, then PSNR is as (2.22)

---

PSNR = 
$$10 \log(\frac{P_{signal}}{P_Q}) = 10 \log(\frac{3}{2}2^{2B}) + 10 \log[\frac{3}{\pi^2}(OSR)^3]$$
  
=  $6.02B + 1.76 - 5.17 + 30 \log(OSR)$  (2.22)

From (2.22), we find that each octave of OSR, PSNR will increase 9dB, increase 1.5 bit in resolution. Compare (2.22) with (2.10) that only has oversampling effect; we can find that  $1^{st}$  order noise shaping increases the performance of  $\Sigma \Delta$  modulator.

#### 2.4.2 Single-Loop Second-Order Sigma-Delta Modulator

When the discrete time filter in Fig. 2.8 is replaced by two cascade integrator, then it is a second order  $\Sigma\Delta$  modulator, output of the first integrator is only connecting with the input of the second integrator, it is shown in Fig. 2.12




Fig. 2.12 Single loop second order  $\Sigma\Delta$  modulator

Then the output of it can easily be derived as

$$Y(z) = z^{-2}X(z) + (1 - z^{-1})^{2}E(z)$$
(2.23)

where  $S_{\text{TF}}$  and  $N_{\text{TF}}$  is as

$$S_{\rm TF}(z) = z^{-2}$$
 (2.24)

$$N_{\rm TF}(z) = (1 - z^{-1})^2$$
 (2.25)

Using the same method in (2.19) (2.20), we can obtain

$$|\mathbf{S}_{\mathrm{TF}}(\mathbf{f})| = 1$$
 (2.26)

$$\left|N_{\rm TF}(f)\right| = \left[2 \cdot \sin\left(\frac{\pi f}{f_{\rm s}}\right)\right]^2$$
(2.27)

$$P_{Q} = \frac{V_{LSB}^{2} \cdot \pi^{4}}{60 \cdot \text{OSR}^{5}} = \frac{\text{FS}^{2} \cdot \pi^{4}}{2^{2B} \cdot 60 \cdot \text{OSR}^{5}}$$
(2.28)

So finally, PSNR of the second order  $\Sigma\Delta$  modulator is as

PSNR = 10 log(
$$\frac{P_{signal}}{P_Q}$$
) = 10 log( $\frac{3}{2}2^{2B}$ ) + 10 log[ $\frac{5}{\pi^4}$ (OSR)<sup>5</sup>]  
= 6.02B + 1.76 - 12.9 + 50 log(OSR) (2.29)

In the single loop second order architecture, each octave of OSR can increase PSNR by 15 dB, it is equivalent to 2.5 bit in resolution. If we compare (2.29), (2.27) with |NTF(f)|=1 that without noise shaping, as Fig. 2.13, we can find that in our needed signal bandwidth, the quantization noise is highest when |NTF(f)|=1, and that with second order noise shaping is

smallest among this figure [20].




Fig. 2.13 Comparison of noise shaping techniques

#### 2.4.3 Single-Loop High Order Sigma-Delta Modulator

Fig. 2.14 is a single loop high order  $\Sigma\Delta$  modulator, from the derivation in Section 2.4.1 and Section 2.4.2, we can get the quantization noise Po in signal bandwidth is as

$$P_{Q} = \frac{V_{LSB}^{2}}{12} \cdot \frac{\pi^{2L}}{2L+1} \cdot (\frac{1}{OSR})^{2L+1} \cdot L: \text{ order}$$
(2.30)

and its PSNR is

PSNR = 
$$6.02B + 1.76 - 10 \log(\frac{\pi^{2L}}{2L+1}) + (20L+10) \log(OSR)$$
 (2.31)

In the application of high order  $\Sigma\Delta$  modulator, (6L+3)dB increases in SNR when OSR is octave, so PSNR can be raised by increasing the order of the system, especially at large oversampling ratio. But sometimes in high order architecture, the performance will be worsen than result predicted by (2.29), because of the stability problem, it will make less effective noise shaping function, so the quantization noise will not be suppressed completely.




Fig 2.14 Single-loop high order  $\Sigma\Delta$  modulator

#### 2.4.4 Interpolative Sigma-Delta Modulator

Interpolative is a kind of high order  $\Sigma\Delta$  modulator, it changes connection of some stages, adds some feed forward paths and feedback paths in order to suppose more aggressive noise shaping effect, Fig. 2.15 is a four-order interpolative architecture  $\Sigma\Delta$  modulator [16].




Fig. 2.15 Four-order interpolative architecture

This architecture also has stability problem, when the order L increases, each integrator produces one pole, and when the order is higher, poles of this system will also increase, and it will cause unstable situation, so the range of integrator gain will be limited; if the range of integrator gain is small, oscillation will appear in the circuits. Another is the considerations of clock control, when we use SC (switched-capacitor) to implement the integrator, each integrator needs two clocks to control its operation, and we will need more clock to control the integrator when the order of system increases, it will produce more problems.

#### 2.4.5 MASH Architecture

MASH (Multi-stage noise shaping) architecture is also called cascade architecture, which is a method that cascades several low order loops modulator in order to get high order noise shaping effect. The fundamental ideal of MASH is delivering quantization noise of front stage to input of next stage, and combining the digital outputs of all the stages with proper transfer function in digital domain, only the quantization noise of last stage will appear at the output, and the orders of  $N_{TF}$  is the same with total orders in the cascade  $\Sigma\Delta$  modulator. Fig 2.16 is a three-order cascade  $\Sigma\Delta$  modulator, its is the combination of a second-order and first-order  $\Sigma\Delta$  modulator, so also called 2-1 cascade architecture.




Fig. 2.16 2-1 architecture MASH  $\Sigma\Delta$  modulator

From Fig. 2.16, we can derive the first stage output  $Y_1(z)$  can be represented as

$$Y_{1}(z) = z^{-2}X_{1}(z) + (1 - z^{-1})^{2}E_{1}(z)$$
(2.32)

Output of second stage  $Y_2(z)$  is as

$$Y_2(z) = z^{-1}X_2(z) + (1 - z^{-1})E_2(z)$$
(2.33)

and overall output of MASH Y(z) is as

$$Y(z) = H_1(z)Y_1(z) + H_2(z)Y_2(z)$$
(2.34)

and we can say that second stage input  $X_2(z)$  is almost the same with  $E_1(z)$ , in order to

eliminate first stage quantization noise  $E_1(z)$ , from (2.32) ~ (2.34), we can define the error cancellation functions  $H_1(z)$  and  $H_2(z)$  as

$$H_1(z) = z^{-1}$$
 (2.35)

$$H_2(z) = (1 - z^{-1})^2$$
 (2.36)


From (2.32)~(2.36),  $E_1(z)$  can be eliminated, and second stage quantization noise  $E_2(z)$  is shaped by third-order noise shaping function, and the MASH output Y(z) is as

$$Y(z) = z^{-3}X_1(z) + (1 - z^{-1})^3 E_2(z)$$
(2.37)

The most significant advantage of this architecture is that stability is not an issue, because it is composed by several low-order systems, and the quantization noise will not be amplified stage by stage, so its stability is good. Most important, the noise shaping function is equivalent as high order  $\Sigma \Delta$  modulator, so it is popular in recent publications [25, 26]. However, there also have some drawbacks of this topology; it is sensitive to the circuits' imperfections, such as finite DC gain of OTA, variance of integrator gain due to capacitor mismatch and non-zero switch resistance. These are all practical considerations when we design a MASH architecture  $\Sigma \Delta$  modulator [27].

#### 2.4.6 Multi-bit Quantizer Sigma-Delta Modulator

The demands of high resolution and high bandwidth ADC are more and more in recent years. In a high signal bandwidth, OSR of  $\Sigma\Delta$  ADC can't be too high, and the peak SNR of a  $\Sigma\Delta$  modulator with such limited OSR can't satisfy of high resolution applications, if we use higher order architecture, then the performance will degrade due to instability. So the most general method to increase performance is to use multibit quantizer. The most obvious advantage of using multibit quantizer is that the distance between quantizer level VLSB in (2.4) is much smaller due to increasing of B, and according to (2.3), the power of quantization noise is attenuated. Fig. 2.17 is the results of theoretical peak SNR of  $\Sigma\Delta$  modulator versus oversampling ratio, with different order and quantizer bits, it is noted that peak SNR of the same OSR is increase 6 dB with each additional bit number in quantizer, and at low OSR, low order higher bit number architecture has equivalent performance as high order architecture. This result is usable for high bandwidth applications, and the power consumption of digital circuit in  $\Sigma \Delta$  modulator is reduced due to lower sampling rate [28].



Because of using multi-bit quantizer, so we also need to use multi-bit DAC(Digital-to Analog Converter) to transfer the digital output to analog signal, and feed it back to integrator. The most significant disadvantage is the non-linearities introduced by multi-bit DAC can degrade the performance of  $\Sigma \Delta$  converter, like Fig. 2.18. It is a linear model of multi-bit  $\Sigma \Delta$  modulator, where E(Q) and E(D) represent the quantization noise and feedback DAC noise respectively. The values of these capacitor elements in DAC will not equal to ideal values that we need, it is due to process variation, typical value of mismatch in modern CMOS technology is about 0.05% ~ 0.5%. In recent years, so many researches are make efforts on reduce DAC noise due to mismatch, such as trimming [21], Dynamic element matching(DEM)[29, 30], although trimming is effective, but it has a expensive production step. So, DEM becomes more and more popular because of its efficiency and cheaper cost.




Fig. 2.18 Multi-bit architecture

#### 

#### 2.4.7 Multi-bit Sigma-Delta Modulator use DEM Technique

Dynamic element matching is a different approach to decrease the DAC noise, it is used to improve the linearity of pure DACs [31], but now it is most used in inner DAC of multi-bit  $\Sigma\Delta$  modulator. A DAC with DEM technique is illustrated in Fig. 2.19,  $2^B$  bits thermometer code is put into the element selection logic block, and the function of element selection logic is try to select DAC elements in such way let the errors introduced by DAC average to zero for several operation periods. Because the DEM block is located in feedback loop, so its delay must be very small prevent to degrade the performance of  $\Sigma\Delta$  converter, therefore the algorithm used in the DEM block must be simple. There are several techniques of DEM, such as Randomization [32], Clocked Averaging (CLA) [3], Individual Level Averaging (ILA) [33], Data Weighted Averaging (DWA) [3], Randomization is the first approach to use DEM technique in  $\Sigma\Delta$  ADC, and DWA offers a good performance to reduce DAC error, in this section, an overview introduction of these two algorithms will be presented, and the operation principle of them will be explained.




Fig. 2.19 A B-bit DAC with DEM technique

#### 2.4.8 Decimator

In  $\Sigma\Lambda$  A/D converter, digital decimator is used to process digital signal of the quantizer output, the high speed data word after oversampling modulation can't be used directly. Because there have original signal and quantization noise among it, so the main function of decimator is to convert the oversampled B-bit output words of the quantizer at a sampling rate of fs to N-bit words at Nyquist rate of input, and removes the noise out of signal band. In order to prevent the noise introduced by other frequency, the decimator filter must have very flat signal pass-band, and sharp transition region and enough signal attenuation in stop band. Two-stage decimator is used in a general situation, because that single stage decimator is difficult to convert sampling rate to Nyquist rate in 1 time and without degrading SNR. In the first stage, we can down-sample the sample frequency to 2~4 times of Nyquist frequency, and in the second stage, we can use IIR or FIR filter that have high linearity [21]. For a large OSR, multi-stage decimator is used.

#### **2.4.9 Performance Metrics for a** $\Sigma \Delta$ Modulator

In order to understand the performance merits used to specify the behavior of  $\Sigma\Delta$  modulator, several specifications concerning the performance are discussed [34].

• Signal to Noise Ratio: The SNR of a data converter is the ratio of the signal power to the

noise power, measured at the output of the converter for a certain input amplitude. The maximum SNR that a converter can achieve is called the peak SNR.


- Signal to Noise and Distortion Ratio: The SNDR of a converter is the ratio of the signal power to the power of the noise and the distortion components, measured at the output of the converter for a certain input amplitude. The maximum SNDR that a converter can achieve is called the peak SNDR.
- **Dynamic Range at the input:** The DRi is the ratio between the power of the largest input signal that can be applied without significantly degrading the performance of the converter, and the power of the smallest detectable input signal. The level of significantly degrading the performance is defined as the point where the SNDR is 6 dB bellow the peak SNDR. The smallest detectable input signal is determined by the noise floor of the converter.
- Dynamic Range at the output: The dynamic range can also be considered at the output of the converter. The ratio between maximum and minimum output power is the dynamic range at the output DRo, which is exactly equal to peak SNR.
- Effective Number of Bits: ENOB gives an indication of how many bits would be required in an ideal quantizer to get the same performance as the converter. This numbers also includes the distortion components and can be calculated from (2.6) as

$$ENOB = \frac{SNR - 1.76}{6.02}$$
(2.38)

• Overload Level: OL is defined as the relative input amplitude where the SNDR is decreased by 6dB compared to peak SNDR

Typically, these specifications are reported using plots like Fig. 2.17. This figure shows the SNR and SNDR of the  $\Sigma\Delta$  converter versus the amplitude of the sinusoidal wave applied to the input of the converter. For small input levels, the distortion components are submerged in the noise floor of the converter. Consequently, the SNDR and SNR curves coincide for small input levels. When the input level increases, the distortion components start to degrade the

modulator performance. Therefore, the SNDR will be smaller than the SNR for large input signals. Note that these specifications are dependent on the frequency of the input signal and the clock frequency of the converter. Fig. 2.20 also shows that SNDR curves drop very fast once the overload point is achieved. This is due to the overloading effect of the quantizer which results in instabilities.



# 3. Models of Sigma-Delta Modulator Noises Power

Proposing an optimization algorithm for searching design parameters which maximize  $\Sigma\Delta$  ADC SNR while minimize power consumption, is one of the primary purposes of this paper. Related model completeness determines success of this goal. The  $\Sigma\Delta$  modulator nonidealities are categorized into five parts in this chapter; finite OTA gain error, thermal noise, settling error, multi-bit DAC noise, and jitter noise. All nonideality models are expressed in noise power form, which can directly add to ideal quantization noise power. All noise power models discussed in the following are based on the integrator scheme, consumption model is presented as the last part of this chapter.

#### **3.1 Clock Jitter Effects**

As both the signal bandwidth and the required output SNR increase, clock jitter problems become more obvious. Jitter is usually defined as a random variation in clock signal period around the ideal value, and the value of jitter can be reasonably assumed as a Gaussian random variable with zero mean and standard deviation  $\sigma_{jit}$ . If there is some variation in clock high time, the input signal will be sampled at the wrong instant and receive a consequent voltage error. For a sinusoidal input signal with maximum amplitude  $A_i$  and frequency  $f_{in}$ , if it is sampled by a clock which has a jitter variation, then the voltage error is [35]:

1896

$$\Delta V \cong 2\pi \cdot f_{in} \cdot A_i \cos(2\pi \cdot f_{in} \cdot t) \Delta T$$
(3.1)

where  $\Delta T$  is the variation of clock period with standard deviation  $\sigma_{jit}$ . Then the jitter

noise power becomes:

$$P_{jitt} = \frac{(2\pi \cdot f_{in} \cdot A_i)^2}{2} \cdot \frac{\sigma_{jit}^2}{OSR}$$
(3.2)

We consider the worst case in this work. That  $f_{in}$  and  $A_{in}$  are replaced by  $f_B$  and  $V_{ref}$  respectively.

Before discussing power consumption modeling, we summarize the nonideality modeling as follows. The leakage noise due to finite OTA gain can be considered as an additional quantization noise, so the total quantization noise will be higher than theoretical quantization noise, appearing at D2 in Fig. 4.9. All other nonidealities are modeled at D1 in Fig. 3.1, because we have modeled them as input-referred noise in the integrator input.




Fig. 3.1 Main nonidealities sources in the  $\Sigma\Delta$  modulator

#### **3.2 Thermal noise (Switch circuits)**

There are three thermal noise sources in the  $\Sigma\Delta$  modulator, in MOS switches, OTAs and reference voltage. We will analyze them separately as follows. For a fully differential implementation, the in band switch thermal noise during the sampling phase results in output noise power [36]

$$P_{sw1} = \frac{1}{OSR} \cdot \left(\frac{4kT}{C_s}\right)$$
(3.3)

where k is Boltzman constant and T is the absolute temperature. Additional thermal noise is introduced by the switches during the integration phase, resulting in the output noise

power [34]

$$P_{sw2} \cong \frac{1}{OSR} \cdot \left(\frac{4kT}{C_s}\right)$$
(3.4)

Since the thermal noise voltages introduced during these two phases are uncorrelated, the total output switches thermal noise power from the switched capacitor integrator is

$$P_{sw} = P_{sw1} + P_{sw2} \cong \frac{1}{OSR} \cdot \left(\frac{8kT}{C_s}\right)$$
(3.5)

Half of  $P_{sw}$  is from the input branch, and the other half is from the DAC branch.

# **3.3 Finite OTA Gain Error**

Finite OTA Gain is an important error when we analyze a real integrator. Typical value of OTA gain is about 50 ~ 80 dB in modern CMOS technology. For a general single-loop n th order  $\Sigma \Delta$  modulator with finite OTA gain  $A_0$ , the modified quantization noise is expressed as [36]:

$$P_{Q(\text{mod.})} \cong \frac{\Delta^2}{12} \cdot \left[ \frac{\pi^{2n}}{(2n+1) \cdot OSR^{2n+1}} + \left(\frac{a_1}{A}\right)^2 \frac{18 \pi^{2n-2} \cdot n}{(2n-1) \cdot OSR^{2n-1}} \right]$$
$$= P_Q + P_{AV}$$
(3.6)

where  $P_Q$  is the original quantization noise, and  $\Delta$  is the quantizer step size. The  $P_{AV}$ in (3.6) is due to finite OTA gain, and can be considered as an additive quantization noise power. It can be verified using (3.6) that, for a single-loop topology, A = 50 dB is sufficient to avoid SNR degrades, in the sense that a higher  $A_0$  would not significantly reduce  $P_{Q(\text{mod.})}$ .

# 3.4 Multi-bit DAC noise

There are several advantages in using a multi-bit structure. One is that when the quantization step  $\Delta$  decreases, quantization and settling noise reduce. Another is that a multi-bit structure improves stability and provides a higher overload level and more aggressive noise shaping function. However, due to CMOS process variations, there can be mismatches in the 2<sup>*B*</sup> unit capacitors C<sub>u</sub> of a B-bit DAC shown in Fig. 4.4. Assume that each unit capacitor distribution is Gaussian [37] around a nominal value. Let the normalized capacitance be

$$c_{i} = \frac{C_{i}}{\sum_{k=1}^{2^{B}} C_{k}}, \qquad 1 \le i \le 2^{B}$$
(3.7)

where  $C_i$  is the capacitance of the *i*th unit capacitor. Define the deviation of  $c_i$  as  $e_i = c_i - c_m$ , where  $c_m = \frac{\sum_{i=1}^{2^B} c_i}{2^B}$ (3.8)

Then voltage error caused by unit capacitor mismatches is given by [34]

$$e_{dac}(k) = V_{ref}\left(\sum_{i=1}^{x(k)} e_i - \sum_{i=x(k)+1}^{2^B} e_i\right)$$
(3.9)

where x(k) represents the number of 1's in the feedback thermometer code at the time step k. The  $e_{dac}(k)$  can be treated as an additive Gaussian noise in the  $\Sigma\Delta$  modulator feedback path, the variance of which is

$$\sigma^{2}[e_{dac}] = V_{ref}^{2} \left( x(k) \cdot \sigma^{2}[e_{i}] + (2^{B} - x(k)) \cdot \sigma^{2}[e_{i}] \right)$$
$$= V_{ref}^{2} \cdot 2^{B} \cdot \sigma^{2}[e_{i}] = V_{ref}^{2} \cdot 2^{B} \cdot \sigma_{cap}^{2}$$
(3.10)

where  $\sigma_{cap}$  is the standard deviation of unit capacitor. Assuming the  $e_{dac}(k)$  is also white, the average DAC noise power at the modulator output becomes

$$P_{dac} = \frac{1}{OSR} \cdot V_{ref}^{2} \cdot 2^{B} \cdot \sigma_{cap}^{2}$$
(3.11)

Apparently the dominating factor is B, since  $P_{dac}$  increases exponentially with respect to B. In order to reduce DAC error due to unit capacitor mismatch, several techniques have been proposed. The most efficient among these is the Data Weighted Averaging (DWA) [33], and it is shown in [38] that the DWA effect is a first-order noise shaping of the DAC noise. If the DWA is employed, the average DAC noise power at the modulator output is modified to be

$$P_{dac}(DWA) \cong V_{ref}^{2} \cdot 2^{B} \cdot \sigma_{cap}^{2} \cdot \frac{\pi^{2}}{3 \cdot OSR^{3}}$$
(3.12)

Equations (3.11) and (3.12) will be used to estimate the DAC noise power in the optimization process.

# 

# **3.5 Settling noise**

The settling error will produce settling noise and settling distortion, but settling distortion produced in large nonlinearity, the input signal settling in partial slewing about 50%. As mentioned above, the settling noise will vary large. So we only consider about settling noise in this paper.

In this section, the settling noise model [39] is a mathematical model what has no need to run behavior simulation. Settling noise is produced by non-idealities in OTA what causes nonlinear transfer characteristics. This nonlinearity is approximated by a nonlinear fitting which takes into account the time-domain distribution of SC integrator input V<sub>s</sub>(n) described in Fig. 4. The variance of V<sub>s</sub>(n) in second-order  $\Sigma \Delta$  is  $\sigma_{VS} = 1.4 \cdot V_{ref}/2^{B}$  [39], but it is not exact enough to use. Because in different parameters  $V_{ref} = 0.5 \cdot FS$  (Full Scale)  $A_{in} \times B$  and different stage of  $\Sigma \Delta$ , the variance will be change. In part I, there needs to find a variance equation from the parameters mentioned above.

# 3.5.1 Variance equation of V<sub>S</sub>

A typical time domain histogram distribution of  $v_s(n)$  is shown in Fig. 3.2.




Fig. 3.2 Histogram distribution of V<sub>s</sub>(n).

The result is close to a Gaussian distribution. Therefore, we assume  $V_s$  is Gaussian distributed with a zero mean, and extensive simulations suggest that the relation between standard deviation  $\sigma_{\rm VS} \propto V_{\rm LSB} = FS/2^{\rm B}$  (Quantizer step size), and we suppose  $2^{\rm B} \cdot \sigma_{\rm VS} / V_{\rm ref}$  is a function of  $A_{\rm in} \sim V_{\rm ref}$  and polynomial  $P_{\alpha}(B) = \sum_{n=0} \alpha_n \cdot B^n$  and  $P_{\beta}(B) = \sum_{n=0} \beta_n \cdot B^n$  in (3.13).  $2^{\rm B} \cdot \sigma_{\rm VS} / V_{\rm ref} = P_{\alpha}(B) \cdot V_{\rm ref} + P_{\beta}(B) \cdot A_{\rm in}$  (3.13)

We can use behavior simulation to find matrix function in (3.14) and using least-square solution to approximate  $P_{\alpha}(B)$  and  $P_{\beta}(B)$  in each B.

$$\begin{bmatrix} \mathbf{V}_{\text{ref1}} & \mathbf{A}_{\text{in1}} \\ \vdots & \vdots \\ \mathbf{V}_{\text{refN}} & \mathbf{A}_{\text{inN}} \end{bmatrix} \times \begin{bmatrix} \mathbf{P}_{\alpha}(\mathbf{B}) \\ \\ \\ \\ \mathbf{P}_{\beta}(\mathbf{B}) \end{bmatrix} = \begin{bmatrix} 2^{B} \cdot \sigma_{1} / \mathbf{V}_{\text{ref1}} \\ \\ \vdots \\ 2^{B} \cdot \sigma_{N} / \mathbf{V}_{\text{refN}} \end{bmatrix}$$
(3.14)

Finally we can calculate coefficients of  $P_{\alpha}(B)$  and  $P_{\beta}(B)$  in (3.15), but coefficient of

 $P_{\alpha}(B)$  and  $P_{\beta}(B)$  in different stage of  $\Sigma \Delta$  are not the same. It has to calculate coefficients of each stage of  $\Sigma \Delta$ .

$$\begin{bmatrix} \alpha_0 & \beta_0 \\ \vdots & \vdots \\ \alpha_N & \beta_N \end{bmatrix} = \begin{bmatrix} 1^0 & \cdots & 1^N \\ \vdots & \ddots & \vdots \\ N^0 & \cdots & N^N \end{bmatrix}^{-1} \times \begin{bmatrix} P_{\alpha}(1) & P_{\beta}(1) \\ \vdots & \vdots \\ P_{\alpha}(N) & P_{\beta}(N) \end{bmatrix}$$
(3.15)

Assume that the quantizer bit number is less than 6 in optimization module, the coefficients of  $P_{\alpha}(B)$  and  $P_{\beta}(B)$  are in TABLE 3.1.

|            |           | 1st-order $\Sigma\Delta$ |                    | 2nd-order $\Sigma\Delta$ |          |
|------------|-----------|--------------------------|--------------------|--------------------------|----------|
|            |           |                          | Mash 2-1, Mash 2-2 |                          |          |
| $\alpha_0$ | $\beta_0$ | 2.6700                   | -1.9925            | -5.5696                  | 5.7689   |
| $\alpha_1$ | $\beta_1$ | -3.1090                  | 2.7998             | 14.2976                  | -13.0144 |
| $\alpha_2$ | $\beta_2$ | 1.5341                   | -1.5182            | -9.7848                  | 8.8548   |
| $\alpha_3$ | $\beta_3$ | -0.3820                  | 0.3968             | 2.9032                   | -2.6518  |
| $\alpha_4$ | $\beta_4$ | 0.0471                   | -0.0501            | -0.3980                  | 0.3674   |
| $\alpha_5$ | β5        | -0.0023                  | 0.0025             | 0.0207                   | -0.0193  |
|            |           |                          |                    |                          |          |

 TABLE 3.1 Coefficient of polynomial

1896

# 3.5.2 Settling noise power of integration phase

Behavioral descriptions for settling errors are well known [40, 41]. The settling error during the sampling phase is:

$$\varepsilon_1 = V_S \cdot \exp(-\frac{T}{2 \cdot \tau_1}) \tag{3.16}$$

The settling error only consider of the error in integration phase, because  $\tau_1 \ll \tau_2$ . Then minimum  $\epsilon_2$  that occurs in linear settling will large than  $\epsilon_1$ .




Fig. 3.3 Three types of settling conditions in integration phase

The settling error  $\varepsilon_2$  during the integration phase can be divided into three cases:

Linear settling:  

$$\varepsilon_{2} = a_{1} \cdot V_{s} \cdot \exp(-\frac{T}{2 \cdot \tau_{2}}), \text{ when } 0 < |\mathbf{a}_{1} \cdot V_{s}| < V_{L}$$
Partial slewing:  

$$\varepsilon_{2} = SR \cdot \tau_{2} \cdot \operatorname{sgn}(V_{s}) \cdot \exp(\frac{a_{1} \cdot |V_{s}|}{SR \cdot \tau_{2}} - \frac{T}{2\tau_{2}} - I), \text{ when } -V_{L} < |\mathbf{a}_{1} \cdot V_{s}| < V_{H}$$
(3.17)  
Fully slewing:  
(3.17)

#### uny siewing:

$$\varepsilon_{2} = a_{1} \cdot V_{S} - SR \cdot sgn(a_{1} \cdot V_{S}) \cdot \frac{T}{2}, \text{ when } V_{H} < |a_{1} \cdot V_{S}| < V_{max}$$

$$(3.19)$$

In fig. 3.3, the boundary voltage  $V_L = SR \cdot \tau_2 \land V_H = (\frac{T}{2} + \tau_2) \cdot SR$  and  $V_{max} = a_1 \cdot (V_{ref} + A_{in})$ . The parameter SR is the slew rate of OTA,  $a_1$  is a constant produced by charge sharing effect,

and  $\tau_2 = \frac{1 + 2\pi \cdot GBW \cdot R_s \cdot C_s}{2\pi \cdot GBW}$  is the charging time constant in the integration phase, with GBW

being the equivalent gain bandwidth in the integration phase.

There are three settling conditions depending on the absolute value of V<sub>S</sub>. The full slewing case is not considered here because it is not significant. From (3.17) and (3.18) it can be verified that V<sub>S</sub> at end of each integration interval can be written as

$$V_{S}(T) = \begin{cases} a_{1} \cdot V_{S}(1-\beta) ; & |a_{1} \cdot V_{S}| \le V_{L} \\ a_{1} \cdot V_{S}(1-\frac{V_{L}}{|a_{1} \cdot V_{S}|}\beta e^{-1}e^{|a_{1} \cdot V_{S}|/V_{L}}) ; |a_{1} \cdot V_{S}| > V_{L} \end{cases}$$
(3.20)

where  $\beta = \exp(-T/2\tau_2)$ 

From (16), the settling error of integration phase can be expressed as:

$$\varepsilon_{2}(V_{S}) = \begin{cases} a_{1}V_{S}\beta ; |a_{1}V_{S}| \le V_{L} \\ a_{1}\operatorname{sgn}(V_{S})V_{L}\beta e^{-1}e^{|a_{1}V_{S}|/V_{L}} ; |a_{1}V_{S}| > V_{L} \end{cases}$$
(3.21)

To analyze the effect of the nonlinear error (3.21), it is approximated by the polynomial.

$$p_i(V_S) = \alpha_1 V_S + \alpha_3 V_S^3 + \alpha_5 V_S^5$$
(3.22)

Then, least square method is applied and a cost function is defined to be

$$C = \int_{0}^{V_{H}} \left[ \varepsilon_{2}(V_{s}) - p_{i}(V_{s}) \right]^{2} \times W(V_{s}) dV_{s}$$

$$(3.23)$$

 $W(V_s)$  is a Gaussian weighting function. With the method above, the coefficients in (3.23) for C to be minimum can be found to be 96

$$\begin{bmatrix} \alpha_{l} \\ \alpha_{3} \\ \alpha_{5} \end{bmatrix} = \begin{bmatrix} \int_{0}^{V_{max}} W(V_{S}) V_{S}^{2} dV_{S} & \int_{0}^{V_{max}} W(V_{S}) V_{S}^{4} dV_{S} & \int_{0}^{V_{max}} W(V_{S}) V_{S}^{6} dV_{S} \\ \int_{0}^{V_{max}} W(V_{S}) V_{S}^{4} dV_{S} & \int_{0}^{V_{max}} W(V_{S}) V_{S}^{6} dV_{S} & \int_{0}^{V_{max}} W(V_{S}) V_{S}^{8} dV_{S} \\ \int_{0}^{V_{max}} W(V_{S}) V_{S}^{6} dV_{S} & \int_{0}^{V_{max}} W(V_{S}) V_{S}^{8} dV_{S} & \int_{0}^{V_{max}} W(V_{S}) V_{S}^{10} dV_{S} \end{bmatrix}^{-1} \\ \times \begin{bmatrix} \int_{0}^{V_{L}} W(V_{S}) \beta V_{S}^{2} dV_{S} + \int_{V_{L}}^{V_{H}} W(V_{S}) V_{L} \beta e^{-1} e^{|V_{S}|/V_{L}} V_{S} dV_{S} \\ \int_{0}^{V_{L}} W(V_{S}) \beta \cdot V_{S}^{4} dV_{S} + \int_{V_{L}}^{V_{H}} W(V_{S}) V_{L} \beta e^{-1} e^{|V_{S}|/V_{L}} V_{S}^{3} dV_{S} \\ \int_{0}^{V_{L}} W(V_{S}) \beta \cdot V_{S}^{6} dV_{S} + \int_{V_{L}}^{V_{H}} W(V_{S}) V_{L} \beta e^{-1} e^{|V_{S}|/V_{L}} V_{S}^{5} dV_{S} \end{bmatrix}$$
(3.24)

The integrated boundary  $V_H$  or  $V_L$  in (3.24) will be changed to  $V_{max}$  if and only if  $V_H$  or  $V_L$  is large than  $V_{max}$ .

With coefficients  $\alpha_1$ ,  $\alpha_3$  and  $\alpha_5$  in (3.24) determined, the next step for calculating settling noise power is to determine the  $V_s^3(f)$  in (3.26) and  $V_s^5(f)$  in (3.27) by

using  $V_s(f)$ . The power spectral density of  $v_s(n)$  is expressed as

$$h_e(f) = \left| V_s(f) \right| = \frac{V_{LSB}}{\sqrt{12f_s}} \left[ 2\sin(\frac{\pi \cdot f}{f_s}) \right]^2$$
(3.25)

$$h_{e3}(\mathbf{f}) = h_e(f) \otimes h_{e2}(f)$$
 (3.26)

$$h_{e5}(f) = h_{e3}(f) \otimes h_{e2}(f)$$
(3.27)

Then the expected value of the height of PSD of settling noise of integration phase can be defined as

$$E\{h(f)\} = \alpha_1 E\{h_{e1}\} + \alpha_3 E\{h_{e3}\} + \alpha_5 E\{h_{e5}\}$$
(3.28)

# 3.5.3 Dependence with settling noise and quantization noise

The mathematical settling noise model produce by quantization noise model, so it might be calculated the quantization noise reduplicative. In (3.28), we can know that the settling noise is a linear combination of vectors  $h_{el} \uparrow h_{e3}$  and  $h_{e5}$ . The settling noise and quantization noise signal will mixed together in (3.29), so power spectral density of each of them in (3.31) is including  $S_Q(f) \land S_S(f) \land S_{SQ}(f)$  and  $S_{QS}(f)$ [41].

$$N_{Q+S}(t) = V_{s}(t) + \alpha_{1} \cdot V_{s}(t) + \alpha_{3} \cdot V_{s}^{3}(t) + \alpha_{5} \cdot V_{s}^{5}(t)$$
(3.29)

Assume that  $S_{QS}(jw)$  and  $S_{SQ}(jw)$  isn't equal to zero, the total noise power in (3.30) of settling noise and quantization noise is the sum of noise in baseband.

$$S_{Q+S}(f) = \Im \{ E[ N_{Q+S}(\tau), N_{Q+S}(\tau+t) ] \}$$
  
=  $S_Q(f) + S_{QS}(f) + S_{SQ}(f) + S_S(f)$  (3.30)

The quantization noise is  $P_Q = \int_0^{f_B} S_Q(j\omega) df$ , so the settling noise power is not only the settling noise  $S_S(j\omega)$  in baseband, it must addition the dependent parts  $S_{QS}(j\omega)$  and

 $S_{sQ}(j\omega)$  in baseband in (3.31).

$$P_{\text{set}} = \int_{0}^{f_{B}} S_{S}(f) + S_{QS}(f) + S_{SQ}(f) \, df \qquad (3.31)$$

The dependent part  $S_{QS}(f)$  is equal to  $S_{SQ}(f)$  complex conjugate in (3.32).

$$S_{QS}(f) = (S_{SQ}(f))^* = h_e(f) \cdot (h(f))^*$$
(3.32)

When quantization noise and settling noise are independent, the settling noise is  $S_s(f)$ .

The other noise  $P_{AV}$  (Finite OTA leakage noise)  $P_{sw}$  (Switch thermal noise)  $P_{dac}$  (Multi-bit DAC noise) and  $P_{jitter}$  (Jitter noise) are white gaussian noise. We assume that the noises power are independence of each other, because each of than produced by difference source and did not influenced with other noises. So the noises power  $P_{AV} \sim P_{sw} \sim P_{dac}$  and  $P_{jitt}$ 

could be added.



# 4. Models of Sigma-Delta Modulator Power Consumption

In order to estimate the power dissipation of  $\Sigma \Delta$  modulator, we drive the power dissipation equation of the circuit. Our goal is effective to estimate the absolute value of the power because the relative power estimate model [42] in (4.1) was a disadvantage when designer realize circuit. Typically,  $\Sigma \Delta$  ADC power consumption is categorized into static and dynamic parts.

$$P \sim GBW \cdot C_{eq} \tag{4.1}$$

The static power is created by static current and dynamic power is created by carrier charge and discharge of capacitors. Why we add the dynamic part, but the power model in (4.1) only consider with the static part. Because when the quantizer bit number *B* increase, the static power will decrease and the dynamic power will increase in TABLE 4.1. So the dynamic power can't always be neglected.

| В                  | 1        | 2        |  |
|--------------------|----------|----------|--|
| GBW (MHz)          | 65       | 31       |  |
| SR (V/us)          | 272.271  | 129.852  |  |
| $C_s$ (pF)         | 2        | 2        |  |
| Static power (mW)  | 19.84    | 9.83     |  |
| Dynamic power (mW) | 2.14     | 3.31     |  |
| $P_{sw}$ (dB)      | -110.414 | -110.414 |  |
| $P_{set}$ (dB)     | -97.8094 | -97.809  |  |

TABLE 4.1 power dissipation between Static part and Dynamic part in different bit

# **4.1 Static Power Consumption**

The static power dissipation in a  $\Sigma\Delta$  modulator is mainly from OTA and comparator. In this section, the supply current of OTA and comparator is a constant value. But it has no use in our

optimization model. How to link up the relationship between power model and system parameters is important.

#### 4.1.1 OTA power model

Building the power consumption model of OAT is very a complex topic, because the integrator depends on five system parameters ( $k_{\Sigma A} \cdot A_0 \cdot C_S \cdot GBW$  and SR). The power consumption in (4.2) is easily to understand, but the parameter in (4.2) must be transformed into system parameter.

$$POW_{OTA} = k_{\Sigma \varDelta} \cdot I_{OTA} \cdot V_{DD} = k_{\Sigma \varDelta} \cdot K_{OTA} \cdot I_{BASE} \cdot V_{DD}$$
(4.2)

In (4.2),  $K_{OTA}$  is the total number of current branches of OTA and  $I_{BASE}$  is the OTA base current. The parameter  $K_{OTA}$  depends on the architecture of OTA. When DC gain  $A_0$  increase, the OTA must cascade more stage in Fig. 4.1 and  $K_{OTA}$  will increased with DC gain in (4.3), because the  $A_0$  will increased with total stage number  $N_{stage}$ .




Fig. 4.1 Structure of OTA

$$K_{OTA} = N_{\text{OTA}} \cdot \left(1 + \left(N_{\text{stage}} - 1\right) \cdot K_{OTA}'\right)$$
(4.3)

The parameter  $K_{OTA}$ ' in Fig. 4.1 is the ratio value of current branches and  $N_{OTA}$  is the ratio between bias circuit and current mirror of OTA., suppose the currents are equal in  $2 \sim N_{stage}$  stages and  $K_{OTA}$ ' is less than or equal to 2,  $K_{OTA}$ ' will be decided by system

parameter SR and GBW in (4.4).

$$K_{OTA}' = \frac{SR}{C_{eq} \cdot I_{BASE}}$$
(4.4)

If all transistor width will increase when the base current  $I_{BASE}$  increases, we suppose that the trans-conductance parameter  $K = 0.25 \cdot \alpha^2 \cdot I_{BASE}$  then trans-conductance of each stage is  $G_{m1} = 2\sqrt{K \cdot I_{BASE}}$  and  $G_{m2} = ... = G_{mN} = \alpha \cdot K_{OTA} \cdot N_{OTA} \cdot I_{BASE}$ . Then  $A_V$  can be calculated in (4.5).

$$A_{V} = G_{mN} \cdot R_{oN} = \frac{\alpha \cdot I}{\left(\lambda_{p} + \lambda_{n}\right) \cdot I} = \frac{\alpha}{\lambda_{p} + \lambda_{n}}$$
(4.5)

Assume that the DC gain  $A_V$  of each stage was the same,  $N_{stage}$  could be compute in

(4.6).  

$$N_{stage} = \left\lceil log_{10}(A_0) / log_{10}(A_V) - \xi_0 \right\rangle$$
(4.6)

Finally, we observe that  $I_{BASE}$  is a function of  $C_{eq}$  and GBW in (4.7),  $C_{eq}$  is a close loop equivalent capacitive load in (4.8).

$$I_{BASE} = \frac{2\pi \cdot C_{eq} \cdot GBW}{N_{OTA} \cdot \alpha \cdot A_V^{(N_{stage} - \xi_I)}}$$

$$C_{eq} = \left(1 + \frac{C_L}{C_I}\right) \left(C_P + C_S + 2^B \cdot C_u\right) + C_L$$

$$(4.7)$$

(4.8)

The parameters  $\zeta_0$  and  $\zeta_1$  will changed when using different amplifier in first stage or first two stages. The parameter values of  $\xi_0$  and  $\xi_1$  by some amplifiers in TABLE 4.2.

|                          | $\xi_0$ | $\xi_1$ |
|--------------------------|---------|---------|
| Folded-Cascode amplifier | 0       | 2       |
| Telescope amplifier      | 1       | 1       |
| Two-Stage amplifier      | 0       | 1       |

TABLE 4.2 Value of  $\zeta_0$  and  $\zeta_1$  in different amplifier

In Fig. 4.2 shows the power dissipation of the actual OTA and OTA power model with consider parasitic capacitors and without consider parasitic capacitors, the parasitic capacitors in (4.8) is  $C_L = N_{OTA} \cdot C_L'$ . In fact the parasitic capacitors could not be estimated before the OTA designed, we can only suppose the value of  $C_L'$  before designed. The actual OTA GBW is influenced by parasitic capacitors, so the GBW can't rise unlimited. The actual OTAGBW must limits by dominant pole. Fig. 4.2 shows that the differences of power between actual OTA and OTA power model with consider parasitic capacitors are not large at low frequencies.






Fig. 4.2 Simulation of OTA power model

### 4.1.2 Comparator power model

The comparator power model shown in (4.9) is only depends on bit number, the supply current of comparator  $I_{comp}$  can not be calculated by system parameters. So it should be design a comparator before optimization simulation.

$$POW_{comp} = 2^{B} \cdot I_{comp} \cdot V_{DD}$$

$$\tag{4.9}$$

In (4.9), comparator power in quantizer is only a function with system parameter B, the parameter  $I_{comp}$  must decide by designer.

The first integrator is the most important in terms of noise. Hence, all succeeding integrators are normally scaled down progressively to reduce the power consumption and die area. Consider that the sum of the relative scaling factors used in all the integrators of the  $\Sigma\Delta$  modulator is  $k_{\Sigma\Delta}$ . Then the static power consumption equals  $k_{\Sigma\Delta} \cdot POW_{OTA}$ , where  $k_{\Sigma\Delta}$  is proportional to the order *n* of the  $\Sigma\Delta$  modulator. From (4.2) and (4.10), the total static power consumption is:

$$POW_{static} = POW_{OTA} + POW_{comp}$$
$$= \left(k_{\Sigma A} \cdot K_{OTA} \cdot I_{BASE} + 2^{B} \cdot I_{comp}\right) \cdot V_{DD}$$
(4.10)

Since the static power consumption relates to  $k_{\Sigma\Delta} \cdot B \cdot A_V \cdot C_{eq} \cdot SR$  and *GBW* they are important system parameters t determined in the design flow.


# **4.2 Dynamic Power Consumption**

In this section, we discuss dynamic power consumption. Dynamic power includes switch power  $\cdot$  DAC power and digital power. All of them depend on dynamic signal  $f_s = 2 \cdot f_B \cdot OSR$  and capacitor of each other.

### 4.2.1 Switch power model

The CMOS switch is shown in Fig. 4.3, assume that the number of CMOS transmission gate in Sigma-Delta Modulator is  $N_{Switch}$ . The  $PWO_{Sw}$  in (4.11) is the total power dissipation of switch circuits.

$$POW_{SW} = N_{Switch} \cdot C_{Switch} \cdot f_s \cdot {V_{DD}}^2$$
(4.11)



When the switches turn on or turn off, it must charge and discharge carriers to the gate of CMOS switch. Those carriers loss accumulate a huge power dissipation of sigma-delta. So it must be estimated in our power model. It is easily to calculate capacitor  $C_{Switch}$  of each switch gate in (4.12).

$$C_{Switch} = C_{NMOS} + C_{PMOS}$$
$$= L_{\min} \cdot (W_{\rm P} + W_{\rm N}) \cdot C_{OX}$$
(4.12)

But our power must link the relationship system parameters and power dissipation, unfortunately  $C_{Switch}$  is not the system parameter, it has no use in optimization model. But it can be transform to system parameter  $R_{Switch}$  in (4.13) (4.14) (4.15).

$$R_{N} = \frac{l}{\mu_{n} \cdot C_{OX} \cdot \left(\frac{W_{N}}{L_{min}}\right) \cdot \left(\frac{V_{DD}}{2} - V_{I} - V_{in}\right)}$$
(4.13)

$$R_{p} = \frac{1}{\mu_{p} \cdot C_{OX} \cdot \left(\frac{W_{p}}{L_{min}}\right) \cdot \left(\frac{V_{DD}}{2} - V_{I} - |V_{tp}|\right)}$$
(4.14)

Suppose  $\mu_p \cdot W_p = \mu_n \cdot W_N$ , PMOS the resister  $R_p$  could be calculated in (4.13), the resistor

of CMOS transmission gate is the parallel resistance with  $R_p$  and  $R_p$ .

$$R_{Switch} = \frac{1}{\mu_{n} \cdot C_{OX}} \cdot \left(\frac{W_{N}}{L_{min}}\right) (V_{DD} - V_{tn} - |V_{tp}|) = \frac{L_{min}^{2}}{\mu_{n} \cdot C_{NMOS} \cdot (V_{DD} - V_{tn} - |V_{tp}|)} = \frac{L_{min}^{2}}{\mu_{n} \cdot C_{NMOS} \cdot (V_{DD} - V_{tn} - |V_{tp}|)} = \frac{(\mu_{n}^{-1} + \mu_{p}^{-1}) \cdot L_{min}^{2}}{C_{Switch} \cdot (V_{DD} - V_{tn} - |V_{tp}|)}$$
(4.15)

Form (4.11) the total capacitor  $C_{Switch} = \left(1 + \frac{\mu_p}{\mu_n}\right) \cdot C_{NMOS}$ . The value of  $C_{Switch}$  is inversely proportional to the switch-on resistance  $R_{Switch}$  [43] in (4.16).

$$C_{switch} = \frac{\left(\mu_n^{-l} + \mu_p^{-l}\right) \cdot L_{min}^2}{R_{switch} \cdot \left(V_{DD} - V_{in} - |V_{ip}|\right)}$$
(4.16)

Parameter  $N_{Switch} = 8 \cdot k_{\Sigma A} \cdot 2^{B}$  is the number of total switches, so we define the relative

switch power as

$$POW_{SW} = N_{Switch} \cdot C_{Switch} \cdot f_s \cdot V_{DD}^{2}$$
$$= 2 \cdot N_{Switch} \cdot \frac{\left(\mu_n^{-1} + \mu_n^{-1}\right) \cdot L_{min}^{2}}{\left(V_{DD} - V_{tn} - \left|V_{tp}\right|\right) \cdot R_{Switch}} \cdot V_{DD}^{2} \cdot f_B \cdot OSR$$
(4.17)

# 4.2.2 DAC power model

DAC power is the total carrier loss in feedback loops, the unit feedback capacitor  $C_u$  will be charged in sampling phase and those carriers on  $C_u$  will be discharged in integration phase.




Fig. 4.4 Sampling phase

Fig. 4.5 Integration phase

We estimate the power consumption of multi-bit DAC in the multi-bit sigma-delta converter. The multi-bit DAC is shown in Fig. 4.4 and Fig. 4.5. It is composed of switches and unit feedback capacitors. At first, we consider charge and discharge for a unit feedback capacitor in sampling phase and integration phase. Assume that the periods of charge and discharge both are  $T_{/2}$ , the average current  $I_u$  of unit feedback capacitor and power consumption  $P_u$  of a unit capacitor in (4.18)(4.19).

$$I_{u} = C_{u} \frac{dV_{u}}{dt}$$

$$P_{u} = \frac{1}{T} \int_{0}^{T/2} V_{ref} \cdot I_{u} dt - \frac{1}{T} \int_{T/2}^{T} V_{ref} \cdot I_{u} dt$$

$$= \frac{1}{T} \int_{0}^{T/2} V_{u} \cdot C_{u} \cdot \left( \frac{dV_{u}}{dt} \right) dt - \frac{1}{T} \int_{T/2}^{T} V_{u} \cdot C_{u} \cdot \left( \frac{dV_{u}}{dt} \right) dt$$

$$= \frac{1}{T} \int_{0}^{V_{ref}} V_{u} \cdot C_{u} dV_{u} - \frac{1}{T} \int_{V_{ref}}^{0} V_{u} \cdot C_{u} dV_{u}$$

$$= \frac{1}{T} C_{u} \cdot V_{ref}^{2} = f_{S} \cdot C_{u} \cdot V_{ref}^{2}$$

$$(4.19)$$

The power dissipation of total feedback carriers in is  $POW_{DAC} = N_{DAC} \cdot P_u$ . It's a function of full scale  $FS = V_{ref}/2$  and  $N_{DAC}$  what is the number of total unit feedback capacitor  $C_u = C_S/2^B$  in (4.20). The parameter  $N_{DAC}$  in signal ended sigma-delta modulator is  $k_{\Sigma A} \cdot 2^B$ , but our model is fully differential sigma-delta modulator, the value of  $N_{DAC}$  must be double  $N_{DAC} = 2 \cdot k_{\Sigma A} \cdot 2^B$ . The DAC Power is not depends on B, because  $N_{DAC} \cdot C_u = 2 \cdot k_{\Sigma A} \cdot C_S$  in (4.19).  $POW_{DAC} = \frac{1}{4} N_{DAC} \cdot C_u \cdot FS^2 \cdot f_S$  $= k_{\Sigma A} \cdot C_S \cdot FS^2 \cdot f_B \cdot OSR$  (4.20)

### 4.2.3 Digital power model

Digital power in (4.21) is including clock generator circuit power, dynamic element matching circuit power and the logic circuit power in quantizer. In this paper, we use CMOS logic to design the logic circuit. Parameter  $N_{gate}$  is total number of logic gate when the quantizer is only 1 bit and the parasitic capacitor  $C_{gate}$  is the average capacitor of total logic gates. In this section the parasitic capacitors could not be transfer to system parameters. So the digital circuit must design before optimization simulation.

Considering a CMOS inverter with the load capacitor  $C_{gate}$  are shown in Fig. 4.6, the capacitor  $C_{gate}$  namely the channel capacitor in MOSFET. The length to width ratio of  $M_P$  and  $M_N$  is  $(W_P/L_{min})$  and  $(W_N/L_{min})$ , we can calculate channel capacitor  $C_{PMOS}$  in (4.21) and  $C_{NMOS}$  in (4.22).

$$C_{PMOS} = W_P \cdot L_{min} \cdot C_{OX} \tag{4.21}$$

$$C_{NMOS} = W_N \cdot L_{min} \cdot C_{OX} \tag{4.22}$$




Fig. 4.6 CMOS logic inverter

Giving a periodic square-wave  $\Phi$  to inverter input node. When  $\Phi$  changed from high level voltage to low level voltage at t = 0, the  $C_{PMOS}$  charge and  $C_{NMOS}$  discharge. The total carrier  $Q_{H\to L}$  in (4.23)  $Q_{H\to L} = V_{DD} \cdot (C_{PMOS} + C_{NMOS})$  (4.23) In reverse case  $\Phi$  changed from low level voltage to high level voltage at t = T/2, the

 $C_{PMOS}$  discharge and  $C_{NMOS}$  charge. The power dissipation  $Q_{L \to H}$  in (4.24)

$$Q_{L \to H} = V_{DD} \cdot \left( C_{PMOS} + C_{NMOS} \right) \tag{4.24}$$

The average current  $I_{avg}$  in 1 clock cycle of this inverter could be calculated in (4.25), we can find the power dissipation of this inverter in (4.26).

$$I_{avg} = \frac{1}{T} \cdot \left( Q_{H \to L} + Q_{L \to H} \right)$$
  
=  $\frac{2}{T} \cdot V_{DD} \cdot \left( C_{PMOS} + C_{NMOS} \right)$  (4.25)

$$P_{INV} = I_{avg} \cdot V_{DD} = 2 \cdot \left(C_{PMOS} + C_{NMOS}\right) \cdot f_S \cdot V_{DD}^{2}$$

$$(4.26)$$

From (4.26), the load capacitor  $C_{gate} = 2 \cdot (C_{PMOS} + C_{NMOS})$ , assumed that  $C_{gate}$  is the average of each logic gate capacitor and  $C_{gate}$  of all logic gates are the same, the digital circuit power could be calculated in (4.21)

$$POW_{digital} = 2^{B} \cdot N_{gate} \cdot C_{gate} \cdot V_{DD}^{2} \cdot 2 \cdot f_{B} \cdot OSR$$


$$(4.21)$$

In TABLE 4.3 is the relationship between total power models and system parameters, when the power depend on less parameter like  $POW_{comp}$  and  $POW_{digital}$ . So those power models both needed to design circuit to get the parameters  $N_{gate} \sim C_{gate}$  and  $I_{comp}$  before optimization.

|                            | POW <sub>OTA</sub> | POW <sub>comp</sub> S | POW <sub>SW</sub> | $POW_{DAC}$ | $POW_{digital}$ |
|----------------------------|--------------------|-----------------------|-------------------|-------------|-----------------|
| OSR                        |                    | -//                   |                   | ♠           |                 |
| $f_{\scriptscriptstyle B}$ |                    |                       |                   | ♠           | <b></b>         |
| $C_{s}$                    |                    | X- <sup>18</sup>      | 96                |             | -               |
| R <sub>Switch</sub>        | -                  | -                     |                   | -           | -               |
| В                          | -                  |                       | •                 | -           |                 |
| GBW                        |                    | -                     | -                 | -           | -               |
| SR                         |                    | -                     | -                 | -           | -               |
| $A_0$                      | <b></b>            | -                     | -                 | -           | -               |
| $k_{\Sigma\Delta}$         |                    | -                     |                   |             | -               |
| FS                         | -                  | -                     | -                 |             | -               |

TABLE 4.3 Relationship between power models and system parameters

# 5. Design Optimization of Sigma-Delta ADCs Design



In section VI, we propose a design optimization flow to help designers reach an optimal design quickly as Fig. 5.1. The input signal bandwidth (Hz) and the output signal *SNDR* (dB) are treated as design specifications. We modify the figure-of-merit (FOM) [44] function by multiplying a variable K to the SNDR term of FOM and inverse it, to become our Cost Function. In Fig. 1 the Cost Function is expressed by

$$CF = \left(K \cdot SNDR_{dB} + 10\log\left(\frac{f_B}{POWER_{total}}\right)\right)^{-1}$$
(5.1)

*SNDR* is defined as (5.1). Where  $P_{total\_noise}$  and  $P_{total\_distortion}$  are sum of all major noises and distortions in SDM listed in TABLE I.

| $P_Q$                | Quantization noise  |
|----------------------|---|
| $P_{AV}$             | Finite OTA leakage noise                                  |
| $P_{jitt}$           | Jitter noise  |
| $P_{set}$            | Settling noise  |
| $P_{sw}$             | Switch thermal noise                                      |
| P <sub>OTA</sub>     | OTA thermal noise   |
| $P_{dac}$            | Multi-bit DAC noise                                       |
| HD3 <sub>NFDCG</sub> | third harmonic distortion of Nonlinear<br>Finite-DC-Gain  |
| $HD5_{NFDCG}$        | fifth harmonic distortion of Nonlinear                    |
|                      | Finite-DC-Gain  |
| $HD2_{DAC}$          | second harmonic distortion of of Nonlinear<br>Capacitance |
| HD3 <sub>DAC</sub>   | third harmonic distortion of of Nonlinear<br>Capacitance  |
| HD4 <sub>DAC</sub>   | fourth harmonic distortion of of Nonlinear<br>Capacitance |
| TABLE 5.2 T          | he representation of each noise in our model              |

The constant *K* serves as the relative weighting between SNDR and  $POWER_{total}$ . Typically, if we prefer high resolution designs, we set K higher and SNDR plays a more important role than  $POWER_{total}$ . On the other hand, if we prefer low power designs, we can set K lower. parameters of  $\sigma_{cap}$ ,  $V_{ref}$  and some circuit device dimensions parameter (ex:  $\mu_n$ ,  $C_{ox}$ , etc.) depend on the technology, so they are set before the design optimization.

# 6. Conclusions and Future Works

In order to increase the speed and low power of circuit design for  $\Sigma \Delta$  ADCs, this paper offers an efficient optimization method. The power estimation is presented for sigma-delta converter with a certain accuracy and bandwidth specification. The power consumptions model offers designer to find the dominant power dissipation part and how to reduce it.. Our proposed method has acceptable accuracy and nice speed, and the flexibility can be enhanced by building more nonlinearity models for different circuit structures.

Further, in order to estimation the noises power, it must consider the noise power dependency issue. In this paper only consider the dependency problem between setting noise and quantization noise. The power has a slight disadvantage that the digital power and comparator power must design before optimization.

# References

- Shahriar Rab, "A 1.8-V digital-audio sigma-delta modulator in 0.8-µm CMOS," IEEE J. Solid-State Circuit, vol. 32, NO. 6,Jun. 1997
- [2] Mohamed Dessouky and Andreas Kaiser, "Very low-voltage digital-audio  $\Delta\Sigma$  modulator with 88-dBdynamic range using local switch bootstrapping," IEEE J. Solid-State Circuit, vol. 36, NO. 3, Ma. 2001
- [3] Noura Ben Ameur, "Design of Efficient Digital Interpolation Filters and Sigma-Delta Modulator for Audio DAC," International Conference on Design & Technology of Integrated Systems in Nanoscale Era. 2008
- [4] Min Gyu Kim, "A 0.9 V 92 dB Double-Sampled Switched-RCDelta-Sigma Audio ADC," IEEE J. Solid-State Circuit, vol. 43, NO. 5, May. 2008
- [5] Hsin-Liang Chen, Yi-Sheng Lee, and Jen-Shiun Chiang, "Low Power Sigma Delta Modulator with Dynamic Biasing for Audio Applications," IEEE J. Solid-State Circuit, vol. 43, NO. 5, May. 2007
- [6] Mohammad Ranjbar G.Roientan Lahiji Omid Oliaei. "A Low Power Third Order Delta-Sigma Modulator For Digital Audio Applications," IEEE J. Solid-State Circuit, ISCAS 2006
- [7] Daniel Quoc-Dang Ho, Chinchi Chang, Jeetin Rathore, Lewelyn D'Souza, Yuwen Swei, Kuan-Dar Chen, Jyhfong Lin, "A Low-Power and Compact Sigma-Delta Voice-band Codec in a 0.18-nim CMOS Technology," VLSI Design, Automation and Test, 2006 International Symposium on Apr. 2006
- [8] Ming Liu, Hong Chen, Run Chen, Zhihua Wang, "Low-Power IC Design for a Wireless BCI system", 18-21 pp.1560 - 1563 Digital Object Identifier 10.1109/ISCAS.2008.4541729 May. 2008
- [9] J. Oliver, M. Lehne, K. Vummidi, A. Bell, S. Raman, "A Low Power CMOS Sigma-Delta Readout Circuit for Heterogeneously Integrated ChemoresistiveMicro-/Nano- sensor Arrays," Circuits and Systems, 2008. ISCAS 2008. IEEE International Symposium on 18-21 pp.2098 – 2101 May. 2008
- [10] K. A. Shehata , and H. F. Ragai , H. Husien, "DESIGN AND IMPLEMENTATION OF A HIGH SPEED LOW POWER 4-BIT FLASH ADC," Design & Technology of Integrated Systems in Nanoscale Era, 2007. DTIS. International Conference on 2-5 pp.200 - 203 Sept. 2007
- [11] Ioannis Ch. Paschalidis, Member, IEEE, Wei Lai, Student Member, IEEE, and David Starobinski, "Asymptotically Optimal Transmission Policies for Large-Scale Low-Power Wireless Sensor Networks" IEEE/ACM TRANSACTIONS ON NETWORKING, vol. 15, NO. 1, Feb. 2007
- [12] Chi Zhang, Erwin Ofner, "ASIC Implementation of Low Power Decimation Filter for UMTS and GSM Sigma-Delta A/D Converter," Signal Design and Its Applications in Communications, 2007. IWSDA 2007. 3rd International Workshop on 23-27 pp.224 – 227 Sept. 2007
- [13] Michael Nielsen and Torben Larsen, "A Transmitter Architecture Based on Delta-SigmaModulation and Switch-Mode Power Amplification," IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—II: EXPRESS BRIEFS, vol. 54, NO. 8, Aug. 2007
- [14] Inhee Lee, Youngcheol Chae, and Gunhee Han, "A Low Power Dual-Mode Sigma-Delta Modulator for GSM/WCDMA Receivers," Electronics, Circuits and Systems, 2007. ICECS 2007. 14th IEEE International Conference on 11-14 Dec. pp.1151 – 1154

- [15] R. Gaggl, A. Wiesbauer, G. Fritz, C. Schranze, P. Pessel. "A 85-dB Dynamic Range Multibit Delta-Sigma ADC for ADSL-CO Applications in 0.18-µm CMOS," IEEE J. Solid-State Circuits, vol. 38, pp. 1105-1114, Jul. 2003.
- [16] R. d. Rio, J. M. Rosa, B. P. Verdu. "Highly Linear 2.5-V CMOS  $\Delta\Sigma$  Modulator for ADSL+," IEEE Trans. Circuits Syst. I, vol. 51, pp. 47–62, Jan. 2004.
- [17] Shahana T. K., Babita R. Jose, Rekha K. James, "RNS based Programmable Multi-mode Decimation Filter for WCDMA and WiMAX," Vehicular Technology Conference, 2008. VTC Spring 2008. IEEE11-14 pp.1831 – 1835 May. 2008
- [18] A. Tang, F. Yuan, and E. Law, "A New WiMAX Sigma-Delta Modulator withConstant-Q Active Inductors", Circuits and Systems. ISCAS 2008. IEEE International Symposium on 18-21 pp.1304 – 1307 May. 2008
- [19] Raf Schoofs, Michiel S. J. Steyaert and Willy M. C. Sansen, "A Design-Optimized Continuous-Time Delta–Sigma ADC for WLAN Applications," IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—I: REGULAR PAPERS, vol. 54, NO. 1, Jan. 2007
- [20] A. Johns and K. Martin, "Analog Integrated Circuit Design," John Wiley & Sons, Inc., 1997.
- [21] Miller and S. Petrie, "A Multibit Sigma-Delta ADC for Multimode Receivers," IEEE J. Solid-State Circuits, vol. 38, pp. 475-482, Mar. 2003.
- [22] Razavi, "Design of Analog CMOS Integrated Circuit," McGraw-Hill series in electrical and Computer engineering, McGraw-Hill, 2001.
- [23] B. Nerurkar, K. H. Abed, R. E. Siferd, V. Venugopal, "Low power sigma delta decimation filter," in Proc. IEEE Int. Symp. Circuits and Systems, vol. 1, pp. 647-650, Aug. 2002.
- [24] Y. F. Mok, A. G. Constantinides, P. Y. K. Cheung, "A VLSI decimation filter for sigma-delta A/D Converters," in Proc. IEEE Int. Conf. Advanced A-D and D-A Conversion Techniques and their Applications, pp. 36-41, Jul 1994.
- [25] Vleugels, S. Rabii and B. Wooley, "A 2.5-V Sigma-Delta Modulator for Broadband Communication Applications," IEEE J. Solid-State Circuits, vol. 36, pp. 1887-1899, Dec. 2001.
- [26] Gaggl, A. Wiesbauer, G. Fritz, C. Schranze, P. Pessel, "A 85-dB Dynamic Range Multibit Delta-Sigma ADC for ADSL-CO Applications in 0.18-µm CMOS," IEEE J. Solid-State Circuits, vol. 38, pp. 1105-1114, Jul. 2003.
- [27] Peluso, M. Steyaert and W. M. C. Sansen, "Design of low-voltage low-power CMOS delta sigma A/D Converters," Kluwer Academic Publishers, 1999.
- [28] D. Norsworthy, R. Schreier, and G. C. Temes, "Delta-Sigma Data Converters Theory," Design, and Simulation. Piscataway, NJ: IEEE Press, 1997.
- [29] Rebeschini, N. R. Van Bavel, P. Rakers, R. Greene, J. Caldwell, and J. R. Haug, "A 16-b 160-kHz CMOS A/D Converter Using Sigma-Delta Modulation," IEEE J. Solid-State Circuit, vol. 25, pp. 431-440, Apr. 1990.
- [30] Van de Plassche, R. J. and Goedhart, D., "A monolithic 14-bit D/A converter," IEEE J. Solid-State Circuits, pp. 552–556, Jan. 1997.
- [31] Carley, L. R., "A noise-shaping coder topology for 15+ bit converters," IEEE J. Solid-State Circuits, pp. 267–273, Apr. 1989.

- [32] Chen, F. and Leng, "A high resolution multibit sigma-delta modulator with individuallevel averaging," IEEE J. Solid-State Circuits, pp. 453–460, Apr. 1995.
- [33] Baird, R. T. and Fiez, T. S., "Linearity enhancement of multibit A/D and D/A converters using data weighted averaging," IEEE Trans. Circuits Syst. II, vol. 42, pp. 753–762, Dec. 1995.
- [34] Yves-Geerts, Michiel-Steyaert and Willy-Sansen. "Design of multi-bit Delta-Sigma A/D converters," 2002
- [35]B. E. Boser and B. A. Wooley, "The Design of Sigma-Delta Modulation Analog-to-Digital Converters," IEEE J. Solid-State Circuits, vol. 23, pp. 1298-1308, Dec. 1988.
- [36] F. Medeiro, A. P. Verdu, A. R. Vazquez, "Top-Down Design of High Performance Sigma-Delta Modulators," Kluwer academic publishers, 1999
- [37] M. J. M. Pelgrom, A. C. J. Duinmaijer and A. P. G. Welbers, "Matching Properties of MOS Transistors," IEEE J. Solid-State Circuits, vol. 24, pp. 1433–1439, Oct. 1989.
- [38] O. J. A. P. Nys and R. K. Henderson, "An Analysis of Dynamic Element Matching Techniques in Sigma-Delta Mofulation," in Proceedings IEEE International Symposium on Circuits and Systems, Atlanta, pp. 231-234, May. 1996.
- [39] F. C. Chen and C. C. Huang, "Analytical Settling Noise Models of Single-Loop Sigma-Delta ADCs," TCSII.2009.2027949.
- [40] J. Ruiz-Amaya, J. M. de la Rosa, F. V. Fernandez, F. Medeiro, R. del Rio, B. Perez-Verdu, and A. Rodriguez-Vazquez, "High-Level Synthesis of Switched-Capacitor, Switched-Current and Continuous-Time Modulators Using SIMULINK-Based Time-Domain Behavioral Models," IEEE Trans. on Circuit and Systems, vol. 52, no. 9, pp. 1795-1810, Sep. 2005.
- [41] Brown, Robert Grover, "Introduction to random signal analysis and Kalman filtering," A JOHN WILEY & SONS, INC, Publication, 1983.
- [42] P. Malcovati, S. Brigati, F. Francesconi, F. Maloberti, P. Cusinato and A. Baschirotto, "Behavioral modeling of switched-capacitor sigma-delta modulators," IEEE Trans. on Circuits and Syst. I, vol. 50, pp. 352-364, Mar. 2003.
- [43]K. Franchen and G. G. E. Gielen, "A High-Level Simulation and Synthesis Environment for ΣΔ Modulators," IEEE Trans. Comput.-Aided Des. Integr. Circuit Syst., vol. 22, no 8, pp. 1049-1061, Aug. 2003.
- [44] R. Schreier and G. C. Temes, "Understanding Delta-Sigma Data Converters," IEEE Press, A JOHN WILEY & SONS, INC, Publication, 2005.