### Chapter 7

### Conclusions

The disseration has presented the systematic design of a direct conversion CMOS radio receiver for wireless LAN applications. The techniques presented in earlier chapters have enabled the implementation of a 2.4-GHz low-power CMOS direct conversion receiver in a 0.25- $\mu$ m technology. To conclude, we briefly summarize the key contributions presented in previous chapters.

441111

#### 7.1 Summary

The specifications of the WLAN standards have been described in Chapter 2. The requirements have been mapped into receiver parameters such as noise figure and linearity requirements to give brief sketch of the receiver performance. The requirements for a dual-band receiver for WLAN and the link budget has been analyzed.

Chapter 3 has presented a dual-band switchable low noise amplifier (LNA) implemented in 0.25- $\mu$ m CMOS technology for 5-GHz wireless multimedia applications. With a PMOS varactor together with the inductor as a dual-band switchable load, the LNA can be operated at the lower band or the upper band at 5-GHz by 1-bit control signal at the PMOS gate. The dual-band switchable load

enables the LNA operate at the lower or the upper band at 5-GHz band by a 1-bit control signal. The LNA exhibits over 17 dB power gain, 3.5 dB noise figure and input 1-dB compression point -23 dBm in both frequency bands. It draws 9.5 mA from 2.5 V supply. The power gain remains larger than 16 dB as temperature varies from -5 to  $65^{\circ}$ C.

A current-folded mixer topology, which uses a capacitor to separate the bias current of input stage and switching stage and employs an inductor to replace tail current source of the switching pair has been presented in Chapter 4. The mixer decouples the noise and linearity design tradeoff and exhibits higher conversion gain, higher linearity and lower noise figure than conventional current-reused injection topology.

#### ALL LEAD

For the RF/baseband co-verification, Chapter 5 has presented the necessity of RF/baseband co-simulation and the co-verification platform. The case study of a 2.4-GHz RF receiver front-end has been presented in Chapter 6 to demonstrate the feasibility of the RF/baseband co-verification design methodology.

### 7.2 Recommendations for Future Work

The current-folded mixer employs a spiral inductor which expands the circuit area. The optimization of spiral inductors could helps to reduce the area. In addition, the 1/f noise modeling of MOS devices is critical to the mixer design and the modeling should be improved. Moreover, RF/baseband co-verification provides reasonable prediction of the system performance but the computing time increases as the system complexity increases, which should be improved in order to reduce the co-verification cycle.

## Appendix A

# EVM and SNR

Figure A.1 depicts the concept of error vectors. The transmitted signal and received signal are regarded as vectors, **s** and **r**. The error vector between the received and transmitted vectors is **e**. The received signal is related to the error vector as follows,

$$\mathbf{r} = \mathbf{s} + \mathbf{e}.$$
 (A.1)

representing the desired signal plus the error. If the error is caused by noise, then we can take the error vector as a noise vector. The received vector can be expressed by

$$|\mathbf{r}| = \sqrt{x^2 + y^2} \tag{A.2}$$

where  $x = |\mathbf{s}| + |\mathbf{e}| \cos \phi$ , and  $y = |\mathbf{e}| \sin \phi$ .

EVM is the normalized error vector magnitude,

$$EVM = \frac{|\mathbf{e}|}{|\mathbf{s}|}.\tag{A.3}$$

The signal to noise ratio (SNR) is the relative retio of the signal level and the noise level, i.e.

$$SNR = \frac{|\mathbf{s}|^2}{|\mathbf{e}|^2}.\tag{A.4}$$





Note that noise is random and not deterministic and the representations of noise n(t) and error vectors e(t) are required to express in their average forms. That is, take the time average values of the squared noise or error vector for a long period T as the mean-square power, or

$$< n^{2}(t) > = \lim_{T \to \infty} \frac{1}{T} \int_{-T/2}^{T/2} n^{2}(t) dt.$$
 (A.6)

Typically, most of the random phenomena in RF systems can be considered stationary and the statistical properties of noise or errors are invariant to a time shift. Therefore, EVM and SNR equations are also required to express in the time average forms.

### Appendix B

# An Implementation of 2.4-GHz Low Noise Amplifier

A 2.4-GHz low-noise amplifier was implemented in 0.25  $\mu$ m CMOS to verify the performance of RF device cell library developed in our lab. The schematic is depicted in Figure B.1. The design equations of noise figure and power gain can be analyzed and each devices in the schematic can be determined.

$$F = 1 + \frac{R_l}{R_s} + \frac{R_G}{R_s} + \frac{\gamma}{\alpha} \frac{1}{R_s} \frac{1}{g_m} \frac{1}{Q_{in}^2}$$
(B.1)

$$A_v = -\frac{g_m Q_{in}}{G_{tot}} A_{buf} \tag{B.2}$$

where  $Q_{in}$  is the quality factor of the input matching resonator. These design equations must take into account the parasitic effects of the RF device cells such as gate resistance  $R_G$  of MOSFET and series resistance of spiral inductors,  $R_l$ . The  $G_{tot}$  is the total conductance of the drain node of  $M_2$ ; in order to increase the voltage gain, the  $G_{tot}$  should be minimized or equivalently increase  $Q_{L1}$  of the spiral inductor  $L_1$  since

$$\frac{1}{G_{tot}} = \left(1 + Q_{L1}^2\right) R_{L1},\tag{B.3}$$



Figure B.1: 2.4-GHz low noise amplifier schematic.

where  $R_{L1}$  is the series parasitic resistance of inductor  $L_1$ . Both the noise figure and power gain are affected by the quality factors of inductors.

Assuming the spiral inductors are modeled by a parasitic R in series with a inductance L, the quality of the spiral inductor can be expressed as

$$Q = \frac{2\pi f L}{R} \tag{B.4}$$

$$R \in \text{Constant} \Rightarrow Q \propto f$$
 (B.5)

$$R \propto f \Rightarrow Q \in \text{Constant}$$
 (B.6)

$$R \propto \sqrt{f} \Rightarrow Q \propto \sqrt{f}$$
 (B.7)

The Q of the spiral inductor cells in the cell library can be estimated via the above equations. Design the circuits with these Q-estimated inductor models to meet the design specifications, one must add additional design margin over the original design specification. The design margin is reserved for compensating the performance degradation caused by the over estimation of the Q factors when replacing the real spiral cells. For low noise amplifier design, the additional power gain design margin is given by

$$M = -10 \log \left( \frac{1 + \overline{Q_{cell}^2}}{1 + \overline{Q_{estimated}^2}} \right)$$
(B.8)



Figure B.2: Simulation results: (a) power gain (b) noise figure; compared Q estimation of 5 to10 with RF spiral cells.

where  $Q_{cell}$  is the weighted mean quality factor of the spiral inductors in the RF cell library and  $Q_{estimated}$  is the estimation for the spiral inductors in the circuits. For example, designing a 20-dB LNA with the estimated Q of 10 for the spiral cell Q ranges from 4 to 7, the design margin should be 5~6 dB higher. Figure B.2 compares the power gain and noise figure simulation results for the LNA designed with Q-estimated inductors and that with RF spiral cell library replaced.

The photograph of the low noise amplifier is shown in Figure B.3. The measurement is performed by on-wafer probing. The measured noise figure and power gain results are shown in Figure B.4. The LNA exhibits 20 dB power gain and 2.6 dB noise figure.



Figure B.4: The measured noise figure and power gain of the LNA.

### Bibliography

- LAN/MAN Standards Committee of the IEEE Computer Society, IEEE Standard 802 Part 11: Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) specifications, Institute of Electrical and Electronics Engineers, Inc., Jun. 1997.
- [2] LAN/MAN Standards Committee of the IEEE Computer Society, "High-speed Physical Layer in the 5 GHZ Band," *IEEE Standard 802 Part 11: Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) specifications*, Institute of Electrical and Electronics Engineers, Inc., Sep. 1999.
- [3] LAN/MAN Standards Committee of the IEEE Computer Society, "Higher-Speed Physical Layer Extension in the 2.4 GHz Band," IEEE Standard 802 Part 11: Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) specifications, Institute of Electrical and Electronics Engineers, Inc., Sep. 1999.
- [4] LAN/MAN Standards Committee of the IEEE Computer Society, "Amendment
  4: Further Higher Data Rate Extension in the 2.4 GHz Band," *IEEE Standard* 802 Part 11: Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) specifications, Institute of Electrical and Electronics Engineers, Inc., Jun. 2003.
- [5] Takahiro Kikuchi, "WLAN: More Bandwidth, or Multiple Antennas?," Nikkei Electronics Asia, Nikkei Business Publications Asia Ltd., Mar. 2004.

- [6] ETSI Project Broadband Radio Access Networks (BRAN), ETSI TS 101 475 Broadband Radio Access Networks (BRAN); HIPERLAN Type 2; Physical (PHY) layer, European Telecommunications Standards Institute, Apr. 2000.
- [7] H. T. Friis, "Noise Figures of Radio Receivers," Proc. of the I.R.E., vol. 32, pp. 419-422, Jul. 1944.
- [8] W. Sansen, "Distortion in Elementary Transistor Circuits," *IEEE Trans. Circuit and Systems-II: Analog and Digital Signal Processing*, vol. 46, no.
   3, pp. 315-325, March 1999.
- [9] A. A. Abidi, "General Relations Between IP2, IP3, and Offsets in Differential Circuits and the Effects of Feedback," *IEEE Trans. Microwave Theory and Techniques*, vol. 51, no. 5, pp. 1610-1612, May 2003.
- [10] C. Eklund, R. B. Marks, K. L. Stanwood and S. Wang, "IEEE Standard 802.16: A Technology Overview of the Wireless MAN Air Interface for Broadband Wireless Access," *IEEE Communications Magazine*, pp. 98-107, June 2002.
- [11] ETSI Project Broadband Radio Access Networks, Broadband Radio Access Networks HIPERLAN Type 2 Physical Layer, ETSI TS 101 475 V1.1.1, Apr. 2000.
- [12] D. K. Shaeffer and T. H. Lee, "A 1.5-V, 1.5-GHz CMOS low noise amplifier," *IEEE Journal of Solid-State Circuits*, vol. 32, no. 5, pp. 745-759, 1997.
- [13] A. Rofougaran, J.Y.-C. Chang, M. Rofougaran, and A.A. Abidi, "A 1 GHz CMOS RF front-end IC for a direct-conversion wireless receiver," *IEEE Journal* of Solid-State Circuits, vol. 31, no. 7, pp. 880-889, 1996.
- [14] H. Darabi and A. A. Abidi, "A 4.5-mW 900-MHz CMOS Receiver for Wireless Paging," *IEEE Journal of Solid-State Circuits*, vol. 35, no. 8, pp. 1085-1095, Aug. 2000.

- [15] E. Abou-Allam, E. I. EI-Masry, and T. Manku, "CMOS front end RF amplifier with on-chip tuning," 1996 IEEE International Symposium on Circuits and Systems, pp.148-151, 1996.
- [16] C.-Y. Wu and S.-Y. Hsiao, "The design of a 3-V 900-MHz CMOS bandpass amplifier," *IEEE Journal of Solid-State Circuits*, vol. 32, no. 2, pp. 159-168, 1997.
- [17] Y.-Y. Chang, J. Choma, and J. Wills, "A 900MHz active CMOS LNA with a bandpass filter," 1999 IEEE Southwest Symposium on Mixed-Signal Design, pp.33-36, 1999.
- [18] Q. Huang, F. Piazza, P. Orsatti, and T. Ohguro, "The Impact of Scaling Down to Deep Submicron on CMOS RF Circuits," *IEEE Journal of Solid-State Circuits*, vol. 33, no. 7, pp. 1023-1036, July 1998.
- [19] J. Y.-C. Chang, A. A. Abidi, and M. Gaitan, "Large suspended inductors on silicon and their use in a 2- m CMOS RF amplifier," *IEEE Electron Device Letters*, vol. 14, no. 5, pp. 246-248, 1993.
- [20] Y.-C. Ho, M. Biyani, J. Colvin, C. Smithhisler, and K. O, "3V low noise amplifier implemented using a 0.8-μm CMOS process with three metal layers for 900 MHz operation," *IEE Electronics Letters*, vol. 32, no. 13, pp. 1191-1193, 1996.
- [21] A. R. Shahani, D. K. Shaeffer, and T. H. Lee, "A 12-mW wide dynamic range CMOS front-end for a portable GPS receiver," *IEEE Journal of Solid-State Circuits*, vol. 32, no. 12, pp. 2061-2070, 1997.
- [22] J. C. Rudell, J.-J. Ou, T. B. Cho, G. Chien, F. Brianti, J. A. Weldon, and P. R. Gray, "A 1.9-GHz wide-band IF double conversion CMOS receiver for cordless telephone applications," *IEEE Journal of Solid-State Circuits*, vol. 32, no. 12, pp. 2071-2088, 1997.

- [23] E. Abou-Allam and T. Manku, "A low voltage design technique for low noise RF integrated circuits," 1998 IEEE International Symposium on Circuits and Systems, pp.373-377, 1998.
- [24] D. L. C. Leung and H. C. Luong, "A 3-V CMOS differential bandpass amplifier for GSM receivers," 1998 IEEE International Symposium on Circuits and Systems, pp.341-344, 1998
- [25] A. Parssinen, S. Lindfors, J. Ryynanen, S. I. Long, and K. Halonen, "1.8 GHz CMOS LNA with on-chip DC-coupling for a subsampling direct conversion front-end," 1998 IEEE International Symposium on Circuits and Systems, pp.73-76, 1998.
- [26] F. Stubbe, S. V. Kishore, C. Hull, and V. D. Torre, "A CMOS RF-receiver front-end for 1 GHz applications," *1998 IEEE Symposium on VLSI Circuits*, pp.80-83, 1998.
- [27] G. Hayashi, H. Kimura, H. Simomura, and A. Matsuzawa, "A 9 mW 900 MHz CMOS LNA with mesh arrayed MOSFETs," 1998 IEEE Symposium on VLSI Circuits, pp.84-85, 1998.
- [28] A. A. Abidi, "On the Operation of Cascode Gain Stages," IEEE Journal of Solid-State Circuits, vol. 23, no. 6, pp. 1434-1437, 1988.
- [29] D. P. Triantis and A. N. Birbas, "Optimal Current for Minimum Thermal Noise Operation of Submicrometer MOS Transistor," *IEEE Transaction on Electron Devices*, vol. 44, no. 11, pp. 1990-1995, 1997.
- [30] X.-D. Jin, J.-J. Ou, C.-H. Chen, W.-D. Liu, M.J. Deen, P. R Gray and C. M. Hu. "An effective gate resistance model for CMOS RF and noise modeling," 1998 IEEE International Electron Devices Meeting, pp. 961-964, 1998.

- [31] A. N. Karanicolas, "A 2.7-V 900-MHz CMOS LNA and mixer," *IEEE Journal of Solid-State Circuits*, vol. 31, no. 12, pp. 1939-1944, 1996.
- [32] D. K. Shaeffer, A. R. Shahani, S. S. Mohan, H. Samavati, H. R. Rategh, M. del Mar Hershenson, M. Xu, C. P. Yue, D. J. Eddleman, and T. H. Lee, "A 115-mW, 0.5- m CMOS GPS receiver with wide dynamic-range active filters," *IEEE Journal of Solid-State Circuits*, vol. 33, no. 12, pp. 2219-2231, 1998.
- [33] D. K. Shaeffer, The Design and Implementation of Low-Power CMOS Radio Receivers, Ph. D. Thesis, Stanford University, 1998.
- [34] I. Bouras et al., "A Digitally Calibrated 5.15 5.825GHz Transceiver for 802.11a
   Wireless LANs in 0.18μm CMOS," Proc. IEEE International Solid-State Circuit Conference, San Francisco, Feb. 9-13, 2003.
- [35] B. Razavi, "Design Considerations for Direct Conversion Receivers," IEEE Transaction on Circuits and Systems-II, vol. 44, pp. 428-435, Jun. 1997.
- [36] E. Pedersen, "RF CMOS Varactors for 2GHz Applications," Analog Integrated Circuits and Signal Processing Journal, vol. 26, pp. 27-36, Kluwer Academic Publishers, 2000.
- [37] B. Razavi, Design of Analog CMOS Integrated Circuits, McGraw-Hill Co., 2001.
- [38] R. E. Lehmann and D. D. Heston, "X-Band Monolithic Series Feedback LNA," *IEEE Trans. on Microwave Theory and Techniques*, vol. MTT-33, pp. 1560-1566, Dec. 1985.
- [39] R. Gregorian and G. C. Temes, Analog MOS Integrated Circuits for Signal Processing, John Wiley & Sons, Inc., 1986.
- [40] H. Darabi, and A. A. Abidi, "Noise in RF-CMOS Mixers: A Simple Physical Model," *IEEE J. Solid-State Circuits*, vol. 35, no. 1, pp. 15-25, January 2000.

- [41] P. R. Gray, P. J. Hurst, S. H. Lewis and R. G. Meyer, Analysis and Design of Analog Integrated Circuits, 4th ed., John Wiley & Sons, Inc., 2001.
- [42] D. Manstretta, R. Castello, and F. Svelto, "Low 1/f Noise CMOS Active Mixer for Direct Conversion," *IEEE Trans. Circuits and Systems-II: Analog* and Digital Signal Processing, vol. 48, no. 9, pp. 846-850, September 2001.
- [43] L. A. MacEachern, and T. Manku, "A Charge-Injection Method for Gilbert Cell Biasing," *IEEE Canadian Conf. Electrical and Computer Engineering*, Canada, pp. 365-368, May 1998.
- [44] S. G. Lee and J. K. Choi, "Current-Reuse Bleeding Mixer," *Electronics Letters*, vol. 36, no. 8, pp. 696-697, April 2000.
- [45] Y. Nemirovsky, I. Brouk and C. G. Jaskobson, "1/f Noise in CMOS Transistors for Analog Applications," *IEEE Trans. Electron Devices*, vol. 48, no. 5, pp. 921-927, May 2001.
- [46] W. Liu, X. Jin, J. Chen, M. C. Jeng, Z. Liu, Y. Cheng, K. Chen, M. Chan, K. Hui, J. Huang, R. Tu, P. K. Ko and C. Hu, BSIM3v3.2.2 MOSFET Model Users'Manual, University of California, Berkeley, 1999.

# 自 傳 - Vita

溫文燊

#### Wen-Shen Wuen

wswuen.ee 87 g@nctu.edu.tw

新竹縣新豐鄉新興路57號 57 Hsinsing Rd., Hsinfeng, Hsinchu County, Taiwan +886 - 3 - 5591887

#### 學歷

#### Educations

•	國立交通大學 電子研究所 博士班	1998-2004
•	Ph.D., Institute of Electronics, National Chiao Tung University	Hsinchu, TW
•	國立交通大學 電子研究所 碩士班	1996-1998
	M.S., Institute of Electronics, National Chiao Tung University	Hsinchu, TW
•	國立交通大學 電子工程學系	1992-1996
	B.S., Dept. of Electronics Eng., National Chiao Tung University	Hsinchu, TW
•	台北市立建國高級中學	1989-1992
•	Chien Kuo Senior High School	Taipei, TW

經歷

#### Experiences

•	研究顧問 智森科技股份有限公司	2003.5-11
•	Research Consultant, Giga Solution Tech. Ltd.	Hsinchu, TW
•	ADS 訓練課程講師 台灣安捷倫科技股份有限公司 ADS Trainging Course Instuctor, Agilent Technology	2001.6-2002.5 Chungli, TW
•	實習工程師 台灣積體電路股份有限公司 Summer Intern, Taiwan Semiconductor Manufacture Corp.	1998.7-8 Hsinchu, TW
•	活動組長 交大電子系第八屆微電子營 Activity Team Leader, 8th Microelectronics Camp, EE/NCTU	1995.7 Hsinchu, TW
•	隊長 救國團基層文化服務隊-南投縣信義鄉 Captain, CYC Grossroot Culture Service Camp	1994.2 Nantou, TW

### 著作目錄 - Publication List

#### • Journal Papers

- Wen-Shen Wuen and Kuei-Ann Wen, "A Low Noise CMOS Current Folded Mixer for Direct Conversion Receivers," to appear in *IEICE Trans. Electronics*, vol. E87-C, No. 6, Jun. 2004.
- Wen-Shen Wuen and Kuei-Ann Wen, "A Dual-Band Switchable 5-GHz CMOS Low Noise Amplifier for Wireless Multimedia Applications," *IEICE Trans. Electronics*, vol. E86-C, No. 6, pp. 1056-1061, Jun. 2003.
- Kuei-Ann Wen, Wen-Shen Wuen, Guo-Wei Huang, Liang-Po Chen, Kuang-Yu Chen, Shen-Fong Liu, Zhe-Sheng Chen, and Chun-Yen Chang, "CMOS RFIC: Application to Wireless Transceiver Design," *IEICE Trans. Electronics*, vol. E83-C, No.2, pp. 131-142, Feb. 2000.

#### • Conference Papers

- Wen-Shen Wuen and Kuei-Ann Wen, "RF/Baseband Co-verification and Co-design for 2.4-GHz CMOS Direct Conversion Receiver," Aglient EEsof Asia User Club Paper Competition Proc., Taiwan, Jan. 8, 2004.
- Wen-Shen Wuen and Kuei-Ann Wen, "Dual-Band Switchable Low Noise Amplifier for 5-GHz Wireless LAN Radio Receivers," *IEEE International Midwest Symposium on Circuits and Systems Proc.*, Tulsa, Oklahoma, USA, Aug. 4-7, 2002
- Wen-Shen Wuen, Chi-Wei Yuan and Kuei-Ann Wen, "Cell-Based CMOS RFIC Design," Symposium on Nano Device Technology Digest, pp. 86-89, Taiwan, Apr. 24-25, 2001.

- Wen-Shen Wuen, Shen-Fong Liu, Kuang-Yu Chen, and Kuei-Ann Wen, "Receiver Front-end Chipsets for 2.4-GHz Wireless LAN in 0.5um BiCMOS," Asia Pacific Microwave Conference Proc., C2-4, Singapore, Dec. 1-3, 1999.
- Magazine Paper
  - 1. 溫文燊, "無線科技的明日之星-超寬頻技術 Ultra Wideband Technology", 電子月刊, 第97期, 144-149頁, 8月號, 2003.

