# **Chapter 1**

# **Introduction**

## **1-1 General Background**

The rapid advancement of CMOS technology in the past decades has fueled the extraordinary progress in chip functionality, and dramatic lowering in the manufacturing cost. On the trace to the physical limit, the scaling of CMOS technology is reluctant to depart far away from the Moore's Law, which states that the number of transistors in a processor chip doubles every 18 months. For decades, this precept is regarded as a de facto roadmap for process technology in the semiconductor *<u>MITTING</u>* industry.

 According to first order current-voltage relation, the drive current in a MOSFET can be given as

$$
\mathbf{I}_{ds} = 1/2 \mathbf{C}_{g} \boldsymbol{\mu}_{n} (W / L_{eff}) (\mathbf{V}_{GS} - \mathbf{V}_{t})^{2}
$$
\n(1.1)

where  $V_{GS}$  is the applied gate-to-source voltage,  $L_{eff}$  is the effective channel length, W is the channel width,  $V_t$  is the threshold voltage,  $\mu_n$  is the mobility for electrons and  $C_g$  is the gate capacitance; mainly governed by the permittivity and the thickness of the gate dielectric.

In an attempt to improve the current drivability of a MOSFET, all parameters contained in the above formula can be accordingly adjusted. However, some approaches will bring about serious drawbacks. For instance, the term  $(V_{GS}-V_t)$  is limited in a range due to the reliability and leakage concerns. Too large  $V<sub>g</sub>$  will obviously create an undesirable high electric field across the gate oxide which in turn degrades the reliability. On the other hand,  $V_{th}$  cannot easily be reduced below about 200mV because of the induced statistical fluctuations in thermal energy at a typical operation circumstance of up to 100°C. Therefore, the more simple and liable tactics are the reduction in the channel length and the increase in the gate capacitance. Channel length reduction is a continuous solution to improve the performance and density of a chip and essentially depends on the progress of patterning technology  $q_{\rm HHHW}$ including lithography and etching.

 Currently, the full-fledged CMOS technology has been scaled into the nano-meter regime. According to the SIA roadmap [1], the equivalent oxide thickness (EOT) of gate dielectrics should be less than 1.3nm for 65nm technology node. Fig 1.1(a) and (b) depict the shrinking trend of gate dielectric thickness as a function of technology node for microprocessor and low-power devices.  $SiO<sub>2</sub>$  serving as the de facto gate dielectric since the inception of silicon-based IC technology has played a prominent role in determining the CMOS device performance. Unfortunately, the

physical limit for the silicon dioxide gate dielectric is found to be around 1.2 nm, due to intolerable inversion charge loss, unwanted voltage drop along the gate electrode and the enhanced interface roughness scattering [2]. Since there exist two conflicting requirements in the scaling of CMOS devices: high speed operation and low power consumption. Both requirements are extremely desirable for the superior chip operation. Although the device speed is known to improve upon decreasing the gate oxide thickness, it is achieved at the expense of increased gate leakage current. Since the gate leakage current drastically soars to intolerable level as the gate oxide thickness is thinned down to this regime [3], this result, thus, poses a dilemma for further scaling of silicon dioxide as the gate dielectric. Apparently, the future of silicon dioxide appears to be somber and most likely doomed, and increasingly, the  $u_1, \ldots, u_n$ requirements outlined by the International Technology Roadmap for Semiconductors (ITRS) (see Table 1-1) [4] indicate that no known solutions exist for a variety of critical technologies, It is therefore essential to explore promising alternative gate dielectrics to replace  $SiO<sub>2</sub>$ .

With increasing dielectric constant of the gate dielectric, the same equivalent oxide thickness can be obtained with a thicker physical thickness, thus reducing the leakage current. Oxynitride (SiON) and nitride/oxide stacked dielectrics [5-10] are considered to be potential candidates for 0.13 µm and 90 nm technology nodes due to

its more controllable oxidation rate, lower interface state, higher rebellion against dopant diffusion, better dielectric integrity, lower stress induced leakage current, less charge trapping characteristic, and no contamination issues. They are expected to serve as near-term replacement for the gate dielectric. Unfortunately, their dielectric constants are not high enough to provide sufficient physical thickness for the gate leakage current suppression beyond the 65 nm technology node. Besides, as the nitrogen concentration increases in the oxynitride, it is difficult to achieve sufficient etching stop on the gate dielectric during poly-Si gate etching due to the degraded etching selectivity. It will result in pits on the active region after poly-Si gate etching. Thus, the suitability of oxynitride and nitride/oxide stack dielectrics is limited in future generations beyond 90 nm technology node.

Recently, gate dielectrics with higher dielectric constants than  $SiO<sub>2</sub>$  have attracted lots of research attention. Only the dielectrics that are thermodynamically stable in direct contact with Si are preferred [11], such as  $ZrO_2$ ,  $HfO_2$ ,  $HfSiO_4$ ,  $Al_2O_3$ ,  $Y_2O_3$ , and  $La_2O_3$ . Although these dielectrics are predicted to be stable with Si, there is still an interfacial layer, the Achilles' heel of further EOT reduction, since any deposition technique of interest usually operates under non-equilibrium condition. Among them, the most promising alternative gate dielectrics appear to be  $ZrO<sub>2</sub>$ ,  $HfO<sub>2</sub>$ , and their silicates [12-30]. However, there are three major side effects of high-k

 $\overline{u}$ 

dielectrics:

- (a) the formation of polycrystalline phase at low deposition temperature,
- (b) higher interface state density and charge trapping in high-k dielectrics,
- (c) remote phonon scattering [31, 32].

These three side effects can result in additional leakage current paths, complicate leakage current mechanism, and cause mobility degradation. Unfortunately, these three side effects are ascribed to the inherent material properties. Compared to silicon dioxide, the high-k dielectrics can possess higher dielectric constant due to the greater degrees of ionic bonding contributing ionic polarization. On the other hand, the ionic bonding makes these high-k dielectrics not a good glass-former like  $SiO<sub>2</sub>$ , i.e., polycrystalline phase is easily formed. In addition, ionic bonding enhances the remote  $u_1, \ldots, u_n$ phonon scattering arising from optical phonons associated with metal-oxygen bonds. In contrast, silicates are pseudo-binary alloys, intermediate between metal oxide and SiO2. They can keep amorphous phase even after high-temperature annealing process. Therefore, silicate dielectrics show more preferable morphology, higher compatibility with the ULSI processing than metal oxide. However, these benefits are obtained at the price of lower dielectric constant.

Generally speaking, the energy gap is inversely proportional to the dielectric constant, as shown in Fig. 1.2. The offset of conduction and valance bands for several gate dielectrics are shown in Fig. 1.3. From Fig.  $1.2 \&$  Fig. 1.3, although the high-k dielectrics provide thicker physical thickness to suppress direct tunnelling current, the narrower energy gap and smaller band offsets can enhance Schottky emission of carriers. The trap-assisted leakage mechanisms, Frenkel-Poole emission or hopping effect, are also more significant than those in silicon dioxide. Thus, there are several requirements for high-k dielectrics aiming at replacing conventional  $SiO<sub>2</sub>$  or oxynitride [12, 13]:

- (1) Thermodynamic stability in direct contact with Si.
- (2) Higher energy bandgap with conduction band offset ( $\Delta$ Ec) > 1eV to reduce the thermal emission of carriers.
- (3) Ultra-thin interfacial layer (if this layer can not be avoided).  $\overline{u}$
- (4) Low leakage current (< 1mA/ cm<sup>2</sup> at  $V_G-V_{FB} = 1 V$ ), (5) low interface state

density ( $D_{it} < 10^{11} / cm^2 eV^{-1}$ ),

- (6) Hysteresis  $<$  20 mV,
- (7) Film morphology (amorphous),
- (8) Good gate compatibility,
- (9) Stable process compatibility (especially high temperature source/drain anneal).
- (10) Less mobility degradation.

#### **1-2 Motivation-Why HfO<sub>2</sub> by MOCVD**?

From section 1-1, we know that high-k materials are imperative to apply in semiconductor industry. But how to select a proper material to replace  $SiO<sub>2</sub>$  is a critical issue for engineers.

Currently,  $HfO<sub>2</sub>$  is the most promising candidate among all potential high-k dielectrics with many advantages as follows:

(1) Suitable permittivity,

(2) Acceptable band alignment,

- (3) High free energy of reaction with Si
- (4) High heat of formation, and

 $(5)$  Superior thermal stability with poly-

Table1-2 shows the preliminary material properties of  $HfO<sub>2</sub>$  [35]. Remarkably, this material almost meets all of the criteria and requirements for the high-k dielectrics to be used as the gate dielectric [36]. However, there are still many problems needed to be overcome such as crystallization, interfacial layer formation, lower mobility due to fixed charges (flat-band voltage shift), higher density of interface states, boron penetration, lateral oxidation at gate edge, and Hf contamination.

A comparison of sate-of-the-art high-k dielectrics is shown in Table 1.3 [18-30].

To reduce the interfacial layer, several approaches have been proposed and demonstrated. Unfortunately, irrespective of the pre-surface treatments, an interfacial layer with conceivable thickness still exists. It might be related to "catalytic oxidation effect" of metal oxide to enhance the oxidation rate at the interface [34]. To make this lower k-value material as thin as possible then becomes the goal in our study. Many deposition methods, such as physical vapor deposition (PVD), metal-organic chemical vapor deposition (MOCVD), atomic layer deposition CVD (ALDCVD) [37, 38], and epitaxial method (MBE, etc.) have been employed to prepare  $HfO<sub>2</sub>$ . The pros and cons of each deposition techniques are demonstrated in Table 1-4. For industrial application, PVD and MBE are not the appropriate tools for high-k film deposition. Because MOCVD has the advantage of superior step coverage, high deposition rate,  $u_{\rm min}$ good controllability of composition, excellent uniformity of film thickness over large area, we, therefore, chose the MOCVD technology as our tool to deposit thin hafnium oxide films.

### **1-3 Organization of the Thesis**

In this thesis, we study the physical and electrical characteristics of  $HfO<sub>2</sub>$  with TiN metal gate electrode, its reliability issues, and the behavior of charge trapping.

In Chapter 2, we first describe the experimental procedure and, then, show the

basic characteristics of HfO<sub>2</sub> gate dielectrics, including basic C-V and I-V characteristics of gate stacks with different post-nitridation annealing temperatures, EOT, hysteresis, and frequency dispersion.

In Chapter 3, the reliability and the characteristics of charge trapping in  $HfO<sub>2</sub>$ film are investigated. We compare the lifetimes of the gate stacks with different surface plasma treatment and show the hole trapping rather than electron trapping dominates in the  $HfO<sub>2</sub>/SiO<sub>2</sub>$  gate stack during constant voltage stressing (CVS).

And the end of this thesis, conclusions are given in Chapter 4.



## **1-4 Reference**

- [1] The International Technology Roadmap for Semiconductor, (Semiconductor Industry Association, 2001).
- [2] D. A. Muller, T. Sorsch, S. Moccio, F. H. Baumann, K. Evans-Lutterodt, and G. Timp, *Science*, **399**, 758 (1999).
- [3] S.-H. Lo, D.A. Buchanan, Y. Taur, and W. Wang, *IEEE Elec. Dev. Lett.* **18**, 209 (1997).
- [4] See http://public.itrs.net/for most recent updates to the International Technology Roadmap for Semiconductors.
- [5] C. G. Parker, G. Lucovsky, and J. R. Hauser, *IEEE Elec. Dev. Lett.* **19**, 106 (1998).
- [6] Y. Shi, X. Wang, and T. P. Ma, *IEEE Trans. Electron Devices*, **46**, 362 (1999).  $441111$
- [7] Y. Wu, G. Lucovsky, and Y. M Lee, *IEEE Trans. Electron Devices*, **47**,1361 (2000).
- [8] Y. Wu, Y. M. Lee, and G. Lucovsky, *IEEE Elec. Dev. Lett.* **21**, 116 (2000).
- [9] Z. Wang, C. G. Parker, D. W. Hodge, R. T. Croswell, N. Yang, V. Misra, and J. R. Hauser, *IEEE Elec. Dev. Lett.* **21**, 170 (2000).
- [10] C. H. Chen, Y. K. Fang, C. W. Yang, S. F. Ting, Y. S. Tsair, M. F. Wang, Y. M. Lin, M. C. Yu, S. C. Chen, C. H. Yu, and M. S. Laing, *IEEE Elec. Dev. Lett.* **22**, 260 (2001).
- [11] D.J. Hubbard, and D.G. Schlom, *J. Mater. Res.* **11**, 2757 (1996).
- [12] D. Wilk, R.M. Wallace and J.M. Anthony, *J. Appl. Phys.* **89**, 5243 (2001) and references therein.
- [13] J. Robertson, *J. Vac. Sci. Technol. B* **18**, 1785 (2000).
- [14] W.-J. Qi, R. Nieh, B. H. Lee, L. Kang, Y. Jeon, K. Onishi, T. Ngai, S. Banerjee, and J. C. Lee , *Tech. Dig. Int. Electron Devices Meet.*, 145 (1999).
- [15] W.-J. Qi R. Nieh, B. H. Lee, K. Onishi, L. Kang, Y. Jeon, J. C. Lee, V. Kaushik,

B. Y. Nguyen, L. Prabhu, K. Eisenbeiser, and J. Finder, *Tech. Dig. VLSI Symp.*, 40 (2000).

- [16] C.-H. Lee, H. F. Luan, W. P. Bai, S. J. Lee, T. S. Jeon, Y. Senzaki, D. Roberts, and D. L. Kwong, *Tech. Dig. Int. Electron Devices Meet.*, 27 (2000).  $u_1, \ldots, u_n$
- [17] B. C. Hendrix, A. S. Borovik, C. Xu, J. F. Roeder, T. H. Baum, M. J. Bevan, M. R. Visokay, J. J. Chambers, A. L. Rotondaro, H. Bu, and L. Colombo, *Appl. Phys. Lett.* **80**, 2362 (2002).
- [18] K. Rim, E. P. Gusev, C. D'Emic, T. Kanarsky, H. Chen, J. Chu, J. Ott, K. Chan, D. Boyd, V. Mazzeo, B. H. Lee, A. Mocuta, J. Welser, S. L. Cohen, M. Ieong, and H. S. Wong, *Symp. on VLSI Tech.*, 12 (2002).
- [19] K. Onishi, C. S. Kang, R. Choi, H. J. Cho, S. Gopalan, R. Nieh, S. Krishnan, and J. C. Lee, *Symp. on VLSI Tech.*, 22 (2002).
- [20] S. B. Samavedam, H. H. Tseng, P. J. Tobin, J. Mogab, S. Dakshina-Murthy, L. B. La, J. Smith, J. Schaeffer, M. Zavala, R. Martin, B. Y. Nguyen, L. Hebert, O. Adetutu, V. Dhandapani, T. Y. Luo, R. Garcia, P. Abramowitz, M. Moosa, D. C. Gilmer, C. Hobbs, W. J. Taylor, J. M. Grant, R. Hegde, S. Bagchi, E. Luckowski, V. Arunachalam, and . Azrak, *Symp. on VLSI Tech.*, 24 (2002).
- [21] Y. Harada, M. Niwa, S. Lee, and D. L. Kwong, *Symp. on VLSI Tech.*, 26 (2002).
- [22] S. Pidin, Y. Morisaki, Y. Sugita, T. Aoyama, K. Irino, T. Nakamura, and T. Sugii, *Symp. on VLSI Tech.*, 28 (2002).
- [23] C. H. Lee, J. J. Lee, W. P. Bai, S. H. Bae, J. H. Sim, X. Lei, R. D. Clark, Y. Harada, M. Niwa, and D. L. Kwong, *Symp. on VLSI Tech.*, 82 (2002).
- [24] J. H. Lee, Y. S. Kim, H. S. Jung, J. H. Lee, N. I. Lee, H. K. Kang, J .H. Ku, H. S.  $u_1, \ldots, u_n$ Kang, Y. K. Kim, K. H. Cho, and K. P. Suh, *Symp. on VLSI Tech.*, 84 (2002).
- [25] Q. Lu, H. Takeuchi, X. Meng, T. J. King, C. Hu, K. Onishi, H. J. Cho, and J. C. Lee, *Symp. on VLSI Tech.*, 86 (2002).
- [26] G. D. Wilk, M. L. Green, . Y. Ho, B. W. Bushc, T. W. Sorsch, F. P. Klemens, B. Brijs, R. B. van Dover, A. Kornblit, T. Gustafsson, E. Garfunkel, S. Hillenius, D. Monroe, P. Kalavade, and J. M. Hergnrother, *Symp. on VLSI Tech.*, 88 (2002).
- [27] C. S. Kang, H. J. Ho, K. Onishi, R. Choi, R. Nieh, S. Goplan, S. Krishnan, and J. C. Lee, *Symp. on VLSI Tech.*, 146 (2002).
- [28] A. L. P. Rotondaro, M. R. Visokay, J. J. Chambers, A. Shanware, R. Khamankar, H. Bu, R. T. Laaksonen, L. Tsung, M. Douglas, R. Kuan, M. J. Bevan, T. Grider, J. McPherson, and L. Colombo, *Symp. on VLSI Tech.*, 148 (2002).
- [29] R. Nieh, S. Krishnan, H. J. Cho, C. S. Kang, S. Gopalan, K. Onishi, R. Choi, and J. C. Lee, *Symp. on VLSI Tech.*, 186 (2002).
- [30] P. J. Chen, E. Cartier, R. J. Carter, T. Kauerauf, C. Zhao, J. Petry, V. Cosnier, Z. Xu, A. Kerber, W. Tsai, E. Young, S. Kubicek, M. Caymax, W. Vandervorst, S. De Gendt, M. Heyns, M. Copel, W. F. A. Besling, P. Bajolet, and J. Maes, *Symp. on VLSI Tech.*, 192 (2002).
- [31] J. Robertson, *Mater. Res. Bul.*, **27**, 217 (2002).
- [32] M. V. Fischetti, D. A. Neumayer, and E. A. Cartier, *J. Appl. Phys.* **90**, 4587 (2001).
- [33] Jack C.Lee, "Ultra-thin gate dielectrics and High-κ dielectrics.", IEEE EDS vanguard series of independent short courses.
- [34] M. Leskela and M. Ritala, *J. Phys. IV France*, **9**, 837 (1999).
- [35] C. Hobbs, H. Tseng, K. Reid, B. Taylor, L. Hebert, R.Garcia et al, IEDM Tech. Dig., p.651,2001.
- [36] Jack C. Lee. Handout of IEEE EDS Vanguard Series Short Course, National Chiao Tung University, Taiwan, Apr. 26, 2001.
- [37] J. H. Lee, K. Koh, N. I. Lee, M. H. Cho. Y. K. Ki, J. S. Jeon, K. H. Cho, H. S. Shin, M. H. Kim, K. Fujihara, H. K. Kang, and J. T. Moon, IEDM Tech. Dig., p.645,2000.
- [38] H. Hu, C. Zhu, X. Yu, A. Chin, M. F. Li, B.J. Cho, D. L. Kwong, P. D. Foo, M. B. Yu, X. Liu, and J. Winkler, IEEE Electron Device Lett. Vol.24, p 60, Feb. 2003.





 Fig. 1-1 The equivalent oxide thickness versus generation nodes for (a) microprocessor, and (b) low power.

## **ITRS 2003**



*Manufacturable solutions are known*



*Manufacturable solutions are NOT known*

Table 1-1 2003 International Technology Roadmap for Semiconductors [1] The color shade means the solution known and unknown for physical limit.



Fig. 1-2 Energy gap versus dielectric constant for  $SiO<sub>2</sub>, Si<sub>3</sub>N<sub>4</sub>, ZrO<sub>2</sub>, HfO<sub>2</sub>, ZrSiO<sub>4</sub>, and HfSiO<sub>4</sub>$ 



Fig. 1-3 Band alignments of topical high-k dielectrics [33]

	Property				
Aspect	HfO <sub>2</sub>	ZrO <sub>2</sub>	$Al_2O_3$		
$Band\text{-}gap(eV)$	5.68	5.16	8.3		
Barrier height to Si(eV)	1.6	1.5	2.9		
Dielectric constant	$25 - 40$	$\sim$ 25	$8 - 10$		
Dielectric strength (MV/cm)	$2 - 4.5$	>1.0	>1.0		
Heat of formation (Kcal/mol)	271	261.9	399		
$\Delta G$ for reduction $(Si+Mox \rightarrow M+SiOx)$	47.648	42.326	64.39		
Thermal expansion coefficient $(10^{16}K^{-1})$	5.3	7.01	6.7		
Lattice constant $(\AA)$ $(5.43 \text{ Å} \text{ for Si})$	5. 11	5.1	$4.7 - 5.2$		
Self diffusion coefficient @ $900^{\circ}$ C	$2.8227x10^{-1}$ 1896	$6.0009x10^{-10}$	$1.5048 \times 10^{-7}$		

Table 1-2 Material properties of  $HfO_2$ ,  $ZrO_2$ , and  $Al_2O_3$ .



	<b>Motorola</b>	<b>U.T.,</b> <b>Austin</b>	<b>U.C.,Berkeley</b> U.T., Austin	Agere	<b>Samsung</b>	T.I.
<b>Dielectrics</b>	HfO <sub>2</sub>	$HfO_xN_v$	HfO <sub>2</sub>	HfO <sub>2</sub> Hf-Al-O	Hf-Al-O	<b>HfSiON</b>
Deposition Method	<b>MOCVD</b>	Sputtering	Sputtering	<b>ALCVD</b>	<b>ALCVD</b>	Sputtering
Substrate	Si	Si	Si	Si	Si	Si
Surface Pre-Treatment	N/A	N <sub>o</sub>	NH <sub>3</sub>	Ozonated cleaning	N <sub>0</sub>	N/A
Gate Electrode	<b>TiN</b> (PVD, CVD) TaSiN (PVD)	TaN (Sputtering)	Poly-SiGe THE R	Poly-Si	Poly-Si	Poly-Si
$EOT$ (nm)	$1.7$ (CET)	0.94	1.2	$\sim$ 1.7	1.46	1.1
Interfacial Layer $(nm)$	$\sim$ 1.5	N/A	$\sim$ 1.2	0.5	0.8	~10.9

Table 1-3 Comparison of state-of-the-art high-k dielectrics



**MARITISTS** 

 Table 1-4 Comparison of Deposition Techniques: Sputtering, ALD, MOCVD, and MBE.

## **Chapter 2**

# **The Effects of Surface Pre-deposition Treatments**  on the Properties of HfO<sub>2</sub> Thin Films

## **2-1 Introduction**

 As the dimensions of complementary metal oxide semiconductor (CMOS) devices are scaled into the nanometer regime, the equivalent oxide thickness (EOT) of the gate dielectric decreases steadily to thinner than 1nm. In such thickness range, the mechanism responsible for the leakage current under normal operation bias falls into the direct tunneling regime. Due to their thicker physical thickness, high-k materials can have drastically reduced tunneling leakage current at the same EOT and gate capacitance compared to thermal oxide. Recently, high-k materials such as  $ZrO<sub>2</sub>$ ,  $HfO<sub>2</sub>$  and their silicates have been extensively studied [1,2]. Even though excellent characteristics in terms of interface state density, reliability and leakage current have been demonstrated, there are still many issues that need to be resolved before they can be used as the gate dielectrics in future device generations. Poly depletion is one of the challenging issues. To effectively solve the poly depletion problem, other gate electrodes such as metal gates must be used to replace the poly-Si gate electrode. Considering the thermal stability of the new materials, metals that are rather inactive in contact with high-k materials such TiN, Pt, are often regarded as the potential candidates.

 The unavoidable formation of interfacial low-k layer is another critical issue, which will place a limit on pursuing the lowest EOT value for high-k dielectrics. Previously, the composition of this interfacial layer is thought to be  $SiO_2$ -like [3, 4]. In order to suppress the oxygen diffusion through the high-k layer, we adopt an additional NH<sub>3</sub> treatment prior to the deposition of the HfO<sub>2</sub> films. According to the bonding strength comparisons as follows,  $Si-O(8.42eV) > Si-N(4.75eV) >$  $Si-Si(3.38eV) > Si-H(3.18eV)$ , the Si-N bonds have larger bonding strength than the Si-Si bonds or Si-H bonds. Therefore, we employ the stronger Si-N bonds to replace  $\overline{u}$ Si-H bonds in order to resist the oxygen diffusion during deposition, which could also help eliminate the defect generation, hot carrier injection effect, and boron penetration. Moreover, to reduce the leakage current is another major reason of using NH<sub>3</sub> treatment [5]. However, formation of thin  $Si<sub>3</sub>N<sub>4</sub>$  on Si surface will result in higher interface charges [6], which may in turn lead to higher hysteresis and reduced channel mobility.

There are many methods to form a ultra-thin nitride film such as furnace growth or plasma deposition. Meanwhile, plasma deposition is preferred because of its low thermal budget and high throughputs. In this thesis, high density plasma (HDP) was used for the thin nitrided film formation. Conventional oxide RTA and spike oxide RTA with different temperatures were adopted to densify the nitrided film and hopefully to reduce the hysterisis effect.

MOCVD system was used in this thesis, and its pros and cons were mentioned in chapter one. A detail schematic structure is shown in Fig. 2-1. The MOCVD chamber is equipped with a turbomolecular pump and a liquid injection system (which has four independent-controlled injectors). The latter is consisted of a liquid pump to pump the precursors through a hot nickel frit with a proper rate, because the pump is unreliable at low pump rates. The vapors are carried with a 200 sccm flow of Ar to a gas distribution ring which is located at a proper distance from the substrate. In contrast to  $\overline{u}$ the conventional bubbler system, the liquid injection system is with sufficient temperature window to alleviate the thermal aging of the precursor. This is because the precursor remains in liquid state at room temperature until it is pumped into the vaporizer and injected into the deposition chamber. However, the precursor should be kept at long-term chemical stability in solvent and non-reactive with other precursors in solvent [7, 8]. The components of the vaporizer, the gas ring and the connecting tube are maintained at a temperature of 190 ºC with heating tapes and blankets, while the substrate temperature is controlled at 500 ºC with quartz-halogen lamps and a

thermocouple. A rotating susceptor is used for uniform heating during processing. A flow of 100 sccm  $N_2$  is maintained throughout the deposition cycle. The base pressure of the MOCVD chamber is  $\sim 10^{-8}$  Torr. The deposition pressure of the deposition is at the 5 mTorr where the gas-phase collisions are scarce.

## **2-2 Experimental Procedure**

In this thesis, we use LOCOS isolation to fabricate capacitors. The cross-sectional views and kep processing steps are shown in Fig. 2-2. MOS capacitors were fabricated on 6-inch p-type Si with (1 0 0)-oriention and  $5 \sim 8\Omega$ -cm resistivity. After the sacrificial oxide about 300Å was removed, RCA clean was performed, followed by dilute HF dip to remove native oxide. After that, wafers were processed  $\overline{u}$ to receive various surface treatments to form an ultra-thin interfacial layer before  $HfO<sub>2</sub>$  deposition (i.e. pre-treatment). Specifically, we used NH<sub>3</sub> and N<sub>2</sub>O plasma to nitridate silicon surface, immediately followed by conventional  $N_2$  RTA or spike  $N_2$ RTA at three different temperatures ( $900^{\circ}$ C,  $950^{\circ}$ C,  $1000^{\circ}$ C), and we also used spike RTA at 800 $\degree$ C in O<sub>2</sub> ambient to form about 10Å interfacial oxide. After surface pre-treatment,  $HfO<sub>2</sub>$  film of approximately 5 nm was deposited by atomic vapor deposition (AVDTM) in an AIXTRON Tricent® system at a substrate temperature of 500 °C, followed by 500℃ N2 RTA for 30sec. The MOCVD system was designed for 8-inch wafers, so a 6-inch quartz was used as wafer carrier for film deposition. A 5000 Å TiN electrode was sputtered and patterned to form gate electrodes, followed by 600℃ post-mteal deposition anneal for 30 sec. Then, wafers were sputtered with aluminum on the backside, and received a forming gas anneal at 400 °C for 30 min.

 For physical analysis, high resolution transmission electron microscopy (HRTEM) was employed. For electrical analysis, a precision impedance meter of HP 4284 was used for C-V measurement and a semiconductor parameter analyzer of HP 4156C was used for I-V measurement. High frequency C-V measurement was performed at 100 kHz, with a small ac signal of  $V_{\text{rms}}$ =25mV. In general, forward C-V sweep indicated that the bias voltage was swept from inversion mode to accumulation mode. In some case, forward and backward sweeps were performed to monitor the  $\overline{u}$ hysteresis phenomenon. For C-V measurement, parallel circuit model was employed due to the high leakage current of most of the thin gate dielectric and flatband voltage, equivalent oxide thickness (EOT) were extracted by UCLA CVC method.

### **2-3 Physical and Electrical Characteristics**

In this section, some physical and electrical characteristics were discussed to analysis  $NH_3$  and  $N_2O$  plasma with various annealing temperatures by oxide RTA or spike RTA.

#### **2-3-1 C-V and I-V characteristics**

Figure 2-3 (a) shows the high frequency C-V curves (100 KHz) of the samples with N<sub>2</sub>O pre-treatment followed by N<sub>2</sub> RTA at  $900^{\circ}$ C,  $950^{\circ}$ C and  $1000^{\circ}$ C, respectively. The C-V measurement was swept from inversion to accumulation and Fig. 2-3 (b) shows the corresponding I-V curves. The capacitance of the sample with post-nitridation annealing decreases compared to that of the as-deposited sample. With only pre-treatment, i.e., without RTA, the distortion in the C-V curve hump disappears, indicating that leakage current in the film is significantly suppressed with surface pre-treatment. From I-V curves, we clearly observe that the gate current density (at  $-1V$ ) in the samples with  $N_2O$  pre-treatment alone (i.e., without any RTA anneal) dramatically improves by about 3 orders of magnitude, albeit this current is  $T_{\rm F11111}$ still too large for practical application. Therefore, post-nitridation annealing is essential to further reduce leakage current to  $10^{-7}$  A/cm<sup>2</sup> level.

Figure 2-4 (a) shows the high frequency C-V curves (100 KHz) of the samples with N<sub>2</sub>O pre-treatment followed by N<sub>2</sub> spike RTA at 900 $^{\circ}$ C, 950 $^{\circ}$ C and 1000 $^{\circ}$ C, respectively. The measurement was swept from inversion to accumulation. Fig. 2-3 (b) shows the corresponding I-V curves. It can be seen that although  $N_2$  spike RTA at moderate temperatures (i.e., 900 and 950 $^{\circ}$ C) does result in moderate improvement,  $N_2$  spike RTA at higher temperature (i.e., 1000 °C) results in performance degradation.

The leakage current is worse than that of the as-deposited sample with such a high  $N_2$ spike RTA temperature, and the C-V curves are also severely distorted. We attribute these results to the thermal stress induced in the interfacial layer and the presence of this stress will degrade subsequently deposited film's quality.

As shown in Figs. 2-5 (a) and (b), the  $NH<sub>3</sub>$  pre-treatment followed by oxide RTA at different temperatures show similar trends compared to their  $N_2O$  pre-treatment counterparts shown in previous figures, albeit that the EOT increases faster. Fig. 2-6 (a) displays C-V curves with NH<sub>3</sub> pre-treatment followed by N<sub>2</sub> spike RTA at 900 $^{\circ}$ C, 950°C and 1000°C, and the corresponding I-V curves are shown in Fig. 2-6(b). From the results in I-V characteristics, the spike RTA induces serious thermal stress because current density increases up to  $10^{-2}$  A/cm<sup>2</sup> level even with a moderate annealing  $\overline{u}$ temperature 950°C, a current level seen at 1000°C N<sub>2</sub> spike RTA for the sample with N<sub>2</sub>O pre-treatment.

Fig. 2-7 shows C-V and I-V characteristics of the samples with  $NH_3$  and  $N_2O$ plasma pre-treatment with conventional and spike RTA at  $900^{\circ}$ C. Irrespective of N<sub>2</sub>O or NH<sub>3</sub> treatment, the leakage current for the samples with conventional N<sub>2</sub> RTA is nearly 3 orders of magnitude lower than those with spike  $N_2$  RTA.

#### **2-3-2 Frequency Dispersion for HfO<sub>2</sub> Gate Dielectric**

 Ideally the capacitance determined from C-V measurements should not be frequency dependent at the high frequency range (i.e., above 100 kHz). In a typical capacitor, two mechanisms result in frequency dispersion. The first one is series resistance effect and the other is interface traps. The former effect mainly shows up in the accumulation region while the latter affects the transition in the depletion region. For radio frequency (RF) application of MIM capacitor with high-k dielectrics, frequency dispersion is an index for quality. Therefore, we discuss frequency dispersion below.

First, we need to determine the proper sweeping range for the C-V measurement, as we don't want to introduce measurement artifacts such as stress induced traps into  $T_{\rm F11111}$ our results. Fig. 2-8(a) shows the C-V curves with RTO interfacial layer (I. L.). The sweeping range is  $(+1.5V, -1V)$ , i.e., from inversion to accumulation. We start at 1 MHz, follow by 500 KHz, 100 KHz, 50KHz, 10 KHz, and then repeat for 1 MHz, 500 KHz and 100 KHz. For any given frequency, three sweeping cycles are performed. It is found that, irrespective of the measurement frequency, the subsequent sweeping cycles trace exactly the first cycle. This indicates that no defects and charge trappings are created during the C-V measurement. Next, we increase the sweeping range at accumulation regime to -2V, and repeat the experiment again. As shown in Fig. 2-9, the curves shift toward the left for the second sweep. This shift in C-V curves indicate that charge trappings are being introduced during the C-V sweeping, so the difference among different frequency measurements are not entirely due to frequency dispersion alone.

We repeat the same measuring sequence for every frequency by only sweeping from accumulation to inversion, and the results are shown in Fig. 2-10 and Fig. 2-11. For small sweep range, the curves with the same frequency overlap completely no matter how many times the measurements were performed. However, for larger range (-2V, 1.5V) the high-field stress does cause permanent change on the C-V charcateristics. The dispersion percentage is defined as below:

Frequency Dispersion = 
$$
\frac{C (@10 \text{ KHz})-C (@1 \text{ MHz})}{C (@10 \text{ KHz})} \times 100\frac{0}{0}
$$
 (2-1)

 Table 2-1 shows frequency dispersion percentage for all conditions. From Table 2-1 it can be seen that conventional oxide RTA can improve frequency dispersion, and the improvement becomes even more significant with increasing temperature. In contrast, spike RTA does not improve frequency dispersion at all.

#### **2-3-3 Proper Sweep Range for C-V Measurement**

Since improper sweep range will introduce uncertainties in our analyses, and affect the accuracy of flatband voltage extraction, we discuss the proper sweep range for the C-V measurement in this section.

First, the sweep range is set between -0.5V and +0.5V to ensure that C-V curve does not change regardless of the sweep direction, as shown in Fig. 2-13. Then we fix the accumulation voltage at -0.5V, and increase the inversion voltage from +0.5V to +2.0V with a step of 0.5V, as shown in Fig. 2-14. This reveals that increasing the inversion voltage has no effects on the extraction of flatband voltage. Next, if we fix the inversion voltage at  $+0.5V$ , and increase accumulation voltage form  $-0.5V$  to -2.0V with a step of -0.5 V, as shown in Fig. 2-15, it is clear that the curves shift left due to hole trapping. The amount of shift is in proportion to the increase of the initial voltage of reverse sweep.

#### **2-3-4 Hysteresis for C-V measurement**

 One of the important features in the C-V characteristics of MOS devices is hysteresis, which can be employed to evaluate the electrical quality of the dielectrics. The requirement for the high-k gate dielectric applications is that the hysteresis width must be less 20 mV. Detailed mechanisms of the hysteresis in the high-k films are not fully understood. Interface traps is common suspected to contribute to the hysteresis [9].

First of all, the C-V hysteresis is measured by sweeping the gate voltage from

inversion to accumulation (i.e., forward sweeping) and then back from accumulation to inversion (i.e., reverse sweeping). We fix the inversion voltage at +1.5V and change the accumulation voltage to observe the change of hysteresis width. Fig. 2-16(a) shows the zoom-in figure of C-V curve, and Fig. 2-16(b) is the plot of the relationship between the flatband voltage and accumulation voltage. It can be seen that the flatband voltage shifts toward left. The hysteresis width increases monotonically with increasing accumulation voltage. This result indicates that the amount of trapped charges is linearly dependent on the accumulation voltage but rather independent of the inversion voltage. Table 2-2 shows the hysteresis widths for all conditions in our experiment. Again it can be seen that  $N_2$  RTA reduces the hysteresis, while spike RTA does not.

#### **2-3-5 High Resolution Transmission Electron Microscopy (HRTEM)**

Fig. 2-17 to Fig. 2-20 show HRTEM images of as-deposited samples which received NH<sub>3</sub> pre-treatment and N<sub>2</sub> RTA annealing at  $900^{\circ}$ ,  $950^{\circ}$ ,  $1000^{\circ}$ C, respectively. We found that the interfacial layer thickness increases with the increasing temperature. As a result, EOT increases with the grown interfacial layer while the leakage current decreases. From the HRTEM, we can see that owing to RTA treatment, interfacial layers become thicker and must be carefully controlled to maintain a thin EOT.

#### **2-4 Summary**

In this chapter, the characteristics of the MOCVD-deposited  $HfO<sub>2</sub>$  films with pre-treatment by NH<sub>3</sub> or N<sub>2</sub>O and RTA at temperature ranging from 900 to 1000 °C for 30 sec by either conventional  $N_2$  RTA or spike  $N_2$  RTA are presented. The samples with conventional RTA show much lower leakage current, lower frequency dispersion, and smaller hysteresis than as-deposited, spike RTA and no RTA samples because of a thicker interfacial layers. Therefore, RTA is still an essential process after pre-treatment to densify nitrided film although the EOT inevitably becomes larger. In contrast, spike RTA does not seem to be a proper method to densify nitride film because of large thermal stress.

 Proper C-V voltage sweeping range is discussed here. From the points of  $\overline{u}$  and frequency dispersion and the extraction of flatband voltage, the proper range is found to be between +1.5V and -1V for the capacitors used in this study. Hysteresis width in the high-k film becomes smaller with post-nitrded oxide RTA annealing. There is a linear relationship between the amount of trapped charges and the accumulation stress voltage, but independent of the inversion stress voltage.

Finally, HRTEM images reveal that even though oxide  $N_2$  RTA can effectively decrease the leakage current, the formation of an interfacial layer could defeat the whole purpose of achieving thin EOT.

## **2-5 Reference**

- [1] B. H. Lee et al., "MOSCAP and MOSFET characteristics using  $ZrO<sub>2</sub>$  gate dielectric deposited directly on Si", IDEM Tech. Dig., p. 133, 1999.
- [2] B. H. Lee et al., "Characteristics of TaN gate MOSFET with ultrathin hafnium oxide (8Å-12Å)", IDEM Tech. Dig., p. 39, 2000.
- [3] Lee, C.H.; Luan, H.F.; Bai, W.P.; Lee, S.J.; Jeon, T.S.; Senzaki, Y.; Roberts, D.; Kwong, D.L.;" MOS characteristics of ultra thin rapid thermal CVD ZrO<sub>2</sub> and Zr silicate gate dielectrics**"** , Electron Devices Meeting, 2000. IEDM Technical Digest. International , 2000 Page(s): 27 -30.
- [4] Ryan C. Smith, Noel Hoilien, Charles J. Taylor, Tiezhong Ma, Stephen A. Campbell, Jeffrey T. Roberts, Matthew Copel, D. A. Buchanan, Michael Gribelyuk, and Wayne L. Gladfelter , "Low Temperature Chemical Vapor Deposition of  $ZrO<sub>2</sub>$  on Si(100) Using Anhydrous Zirconium (IV) Nitrate", Journal of The Electrochemical Society -- September 2000 -- Volume 147, Issue 9, pp. 3472-3476.
- [5] S. C. Song, H. F. Luan, Y. Y. Chen, M. Gardner, J. Fulford, M. Allen, and D. L. Kwong, "Ultra thin  $(\leq 20 \text{ Å})$  CVD Si<sub>3</sub>N<sub>4</sub> gate dielectric for deep-sub-micron CMOS devices", Tech. Dig. Int. Electron Devices Meet. 1998, p. 373.
- [6] H.-J. Cho, D-G. Park, et al., "Characteristics of  $TaO_xN_v$  Gate Dielectric with Improved Thermal Stability", Jpn. J. Appl. Phys. Vol. 40, p. 2814, 2001.
- [7] A. C. Jones, *Chemical Vapor Deposition*, **4**, 169 (1998)
- [8] J. F. Roeder, T. H. Baum, S. M. Bilodeau, G. T. Stauf, C. Ragaglia, M. W. Russell, and P. C. Van Buskirk, *Adv. Mater. Opt. Electron*., **10**, 145 (2000).
- [9] G. D. Wilk, R. M. Wallance, and J. M. Anthony, J. Appl. Phys. 89, 5243 (2001).





Fig. 2-1 A diagram of typical MOCVD system structure.



- 1. LOCOS structure, RCA clean, HF dip to remove native oxide.
- 2. HDP Pre-treatment to form a ultra-thin interfacial layer.
	- **Spilt condition**:  $a: N_2O$  plasma (250°C, 300W, 10 sec)
		- b:N2O plasma (250℃, 300W, 10 sec)
	- c: Spike RTO (Rapid thermal oxide,  $800^{\circ}$ C in O<sub>2</sub> ambient)
		- d:As-deposition



3. RTA in  $N_2$  ambient to density plasma thin film.

#### **Spilt condition**:

- a: Oxide RTA with different temperature (900°C, 950°C, 1000°C)
- b: Spike RTA with different temperature ( $900^{\circ}$ C,  $950^{\circ}$ C,  $1000^{\circ}$ C)
- c:No RTA
- 4. MOCVD HfO2 deposition.  $(500^{\circ}\text{C}, -48\text{Å}, \text{pressure}\sim5\text{mbar}, \text{carrier}$  gas Ar $\sim80$  sccm, O<sub>2</sub>~80 sccm).



- 5. Post-deposition annealing, PDA  $(500^{\circ}C, N_2, 30 \text{ sec})$ .
- 6. TiN metal gate deposition (5000Å).
- 7. Post-metal deposition annealing, PMA  $(600^{\circ}C, N_2, 30^{\circ}sec)$ .
- 8. Gate definition.



9. Backside Al sputtering.

10. 400℃ 30min H2 forming gas annealing.

Fig. 2-2 The cross-section views of capacitor show LOCOS structure process flow.


Fig. 2-3 The (a) C-V and (b) I-V curves of  $N_2O$  pre-treatment with

different N<sub>2</sub> RTA temperature.



Fig. 2-4 The (a) C-V and (b) I-V curves of  $N_2O$  pre-treatment with

different  $N_2$  spike RTA temperature.



Fig. 2-5 The (a) C-V and (b) I-V curves of NH<sub>3</sub> pre-treatment with

different N<sub>2</sub> RTA temperature.



Fig. 2-6 The (a) C-V and (b) I-V curves of NH<sub>3</sub> pre-treatment with different  $N_2$  RTA spike temperature.



Fig. 2-7 The (a) C-V and (b) I-V curves of 900°C N<sub>2</sub> annealing with

N2O/NH3 plasma pre-treatment by oxide RTA and spike RTA.



Fig. 2-8 The (a) C-V curve and (b) Zoom in figure of (a) with RTO I.L.

Sweep range is (+1.5V, -1V) form inversion to accumulation.



Fig. 2-9 The (a) C-V curve and (b) Zoom in figure of (a) with RTO I.L.

Sweep range is (+1.5V, -2V) form inversion to accumulation.



Fig. 2-10 The (a) C-V curve and (b) Zoom in figure of (a) with RTO I.L.

Sweep range is (+1.5V, -1V) form accumulation to inversion.



Fig. 2-11 The (a) C-V curve and (b) Zoom in figure of (a) with RTO I.L. Sweep range is (+1.5V, -1V) form accumulation to inversion.



shows the definition of frequency dispersion percentage.



Table 2-1 Hysteresis comparison of different annealing temperature with





 Fig. 2-13 The (a) C-V curve and (b) Zoom in figure of (a) with RTO I.L. Sweep range is (+0.5V, -0.5V) for one cycle sweep (first from inversion to accumulation and then from accumulation to inversion).



(b)

Fig. 2-14 The (a) C-V curve and (b) Zoom in figure of (a) with RTO I.L.

 Inversion sweep range is increasing form 0.5 V to 2V with a step of 0.5.



Fig. 2-15 The (a) C-V curve and (b) Zoom in figure of (a) with RTO I.L.

Accumulation sweep range is increasing form -0.5 V to -2V

with a step of 0.5.



- $\triangleright$  As deposition sample, hysteresis ~ 67.5mV
- $\triangleright$  RTO I.L., hysteresis ~ 50.13mV

Table 2-2 Hysteresis comparison of different annealing temperature

 $u_{\rm HHD}$ 

with N<sub>2</sub>O/NH<sub>3</sub> plasma pre-treatment by oxide RTA and

spike RTA.



Fig. 2-16 (a) The zoom in plot of the hysteresis of C-V curve with fixed

inversion voltage and various accumulation. (b) shows the

relationship between flatband shift and accumulation voltage.



Fig. 2-17 The HRTEM image shows the as-deposited sample.



(b)

Fig. 2-18 The HRTEM image shows the sample with NH<sub>3</sub>

pre-treatment and oxide RTA  $N_2$  900°C annealing.



Fig. 2-19 The HRTEM image shows the sample with NH3



(d)

 Fig. 2-20 The HRTEM image shows the sample with NH3 pre-treatment and oxide RTA  $N_2$  1000°C annealing.

# **Chapter 3**

# **Reliability Issues and Charge Trapping Characteristics of HfO<sub>2</sub> Gate Dielectrics**

# **3-1 Introduction**

As CMOS devices are scaled aggressively into nanometer regime,  $SiO<sub>2</sub>$  gate dielectric is approaching its physical and electrical limits. One of the primary scaling issues is the intolerably huge leakage current caused by the direct quantum tunneling of carriers through these ultra thin oxides.

 To alleviate this problem, alternative gate insulators with higher permittivity than  $SiO<sub>2</sub>$  are currently extensively investigated for future generations of metal oxide semiconductor (MOS) transistors [1]–[6]. The use of dielectric layers with higher permittivity as the gate dielectric layer should allow the use of thicker films to achieve the same equivalent electrical thickness (as far as gate capacitance is concerned), and therefore reduced tunneling leakage current and improved reliability.

Among high-k materials under investigation,  $HfO<sub>2</sub>$  has been demonstrated to be highly attractive because of its relatively high dielectric constant  $(\sim 25)$ , sufficiently large band gap ( $\sim$  5.9 eV), suitable tunneling barrier height for both electrons and holes (>1 eV), and thermal compatibility with contemporary CMOS processes.

Even though  $HfO<sub>2</sub>$  films have been shown to be scalable to below 1nm, [7] there still exists several issues that need to be tackled before they can eventually replace  $SiO<sub>2</sub>$  dielectric in ULSI production. One of the most important issues for  $HfO<sub>2</sub>$  is the charge trapping, which leads to threshold voltage instability [8]-[12]. While the other is reliability, which is crucial for any practical electronic product.

In this work, we first discuss the reliability issues for  $HfO<sub>2</sub>$  films with three different processing conditions, including N<sub>2</sub>O pre-treatment followed by 900°C N<sub>2</sub> RTA, NH<sub>3</sub> pre-treatment followed by 900°C N<sub>2</sub> RTA, and spike rapid thermal oxide (~11Å) as interfacial layer. All samples have approximate equivalent oxide thickness (EOT). We find that the samples with  $NH_3$  pre-treatment or  $N_2O$  pre-treatment depict improved leakage current and breakdown voltage (or  $E_{BD(eff)}$ ) over the RTO control.  $T_{\rm F11111}$ While the sample with  $NH_3$  pre-treatment show the best charge to breakdown  $(Q_{BD})$ , and characteristic life time.

Then, we investigate the characteristics of charge trapping in the  $HfO<sub>2</sub>/SiO<sub>2</sub>$  gate stack with TiN gate electrode. Contrary to most previous reports [8]-[12], we found that hole trapping, rather than electron trapping, prevails in the  $HfO<sub>2</sub>/SiO<sub>2</sub>$  gate stack during constant voltage stressing (CVS). By employing the distributed capture cross section model, [8]-[9] the behavior of hole trapping can be well predicted over several decades of stress time, i.e., charge trapping is caused by the hole filling of as-fabricated traps with distributed capture cross section. This phenomenon is consistent with the work function level of TiN that results in a band structure with asymmetric barriers for holes and electrons. With resultant shorter tunneling path, holes become the dominant component in the current flow and, therefore, lead to the prevalence of hole trapping.

Finally, we propose pre-existing trap precursors (or latent traps) in  $HfO<sub>2</sub>$  high-k dielectrics to explain the observed current transport mechanisms. When we measure I-V characteristics on virgin samples under various temperatures, the current density is insensitive to temperature. However, when we first stress the sample under constant voltage stress (CVS) for certain duration (-4.0V, 600s), the gate current density becomes strongly temperature dependent at low voltage, albeit much less dependent  $m_{\rm H}$ on temperature at higher voltage. These results are consistent with Frenkel-Poole emission. And if we perform CVS with a duration of 2300 seconds at -4.0V (a condition known to fill all the existing hole traps), I-V curves again become insensitive to temperature. This can prove again that flatband voltage shift  $(\Delta V_{fb})$  is mainly caused by the trap filling instead of the trap creation

### **3-2 Experimental Procedure**

Metal-oxide-semiconductor (MOS) capacitors with  $HfO<sub>2</sub>$  high-k dielectric were fabricated on p-type (100)-oriented silicon wafers with local oxidation of silicon (LOCOS) isolation. After HF-last dipping, three samples were processed with different pre-treatment conditions. The first split is high density plasma (HDP)  $N_2O$ pre-treatment followed by  $900^{\circ}$ C N<sub>2</sub> RTA. The second split is HDP NH<sub>3</sub> pre-treatment followed by 900°C N<sub>2</sub> RTA. While the last split is an ultrathin spike rapid thermal anneal (RTA) at 800 °C in an  $O_2$  ambient (RTO interfacial layer). Subsequently, an  $HfO<sub>2</sub>$  film of approximately 5 nm was deposited by atomic vapor deposition (AVD<sup>TM</sup>) in an AIXTRON Tricent® system at a substrate temperature of 500 °C, followed by  $N_2$  RTA at 500 °C for 30 sec. A 5000 Å TiN electrode was sputtered and patterned to form gate electrodes. Then, wafers were sputtered with aluminum on the backside, and received a forming gas anneal at 400 °C for 30 min. The physical thickness of the interfacial oxide layer and  $HfO<sub>2</sub>$  film as determined from transmission electron microscopy (TEM) are 11 Å and 49 Å, respectively. The equivalent oxide thickness (EOT) of the stack and initial flatband voltage before stressing are estimated to be 24 Å and -0.005 V from the high-frequency (100 kHz) C-V curves using UCLA CVC method without considering quantum effect [13].

### **3-3 Results and Discussions**

#### **3-3-1 Reliability Results**

Figs. 3-1(a)  $\&$  (b) show typical J-V curves and Weibull plots for samples with three different pre-treatments, respectively. All samples have similar EOT values. It can be seen that samples with either  $N_2O$  or  $NH_3$  pre-treatment show comparable leakage characteristics, which are much lower than the RTO interfacial layer sample. This can be explained by HRTEM images shown in Fig. 3-2. As shown in Fig.3-2, N2O pre-treatment results in a thicker interfacial layer than the RTO control (i.e., 1.5nm vs. 1.1 nm). The samples with plasma pre-treatments may incorporate N atoms into the interfacial layer and result in a higher k value. However, with a thicker interfacial layer, the leakage current is reduced. Fig. 3-3 shows the effective breakdown field ( $E_{BD}$  (eff)) after subtracting  $V_{fb}$  voltage. The samples with plasma pre-treatments indeed have higher  $E_{BD}$  (eff) than the RTO control, duo to a thicker interfacial layer.

 Fig. 3-4 exhibits the time-to-breakdown characteristics for three samples. We can see that the sample with NH<sub>3</sub> pre-treatment has the longest breakdown time, while the sample with  $N_2O$  pre-treatment the shortest, as illustrated in Fig. 3-5 plotted under the same stress voltage (-4.6 V).

Fig. 3-6 shows the charge-to-breakdown  $(Q_{BD})$  of the samples under -4.8V stress

voltage. NH<sub>3</sub> pre-treatment has higher charge-to-breakdown than RTO and N<sub>2</sub>O pre-treatment.

Therefore, from reliability concern,  $NH_3$  pre-treatment is better than  $N_2O$ pre-treatment. A possible reason may be due to the NH3 plasma being more uniform in HDP system than  $N_2O$  plasma.

# **3-3-2 Characteristics of Hole Trapping in HfO<sub>2</sub>/SiO<sub>2</sub> Gate Stack with**

### **TiN Electrode**

متقلقتين Figure 3-7 (a) shows a set of C-V curves of a MOS capacitor measured after different CVS times. The stress voltage was  $-3.5$  V, i.e., gate injection polarity. It is clearly observed that the C-V curve gradually shifts toward negative voltage with increasing stress time. This tendency indicates that hole trapping, rather than electron trapping, is the predominant process in the gate stack during stressing. However, the negative flatband voltage shift  $(\Delta V_f)$  may arise from the emergence of positive bulk trapped charges and/or interface charges. In order to clarify the mechanism responsible for the hole trapping, the conductance of the capacitor is plotted against measuring voltage over several decades of stress time, as shown in Fig. 3-7 (b). It is found that the conductance peak value only changes slightly with stress time. This suggests that charge trapping at the interface states does not play any significant role in flatband voltage shift for the  $HfO<sub>2</sub>/SiO<sub>2</sub>$  gate stack during CVS [14]. Thus, we conclude that the flatband voltage shift is mainly caused by hole trappings in the bulk of HfO<sub>2</sub> layer, rather than at the  $SiO<sub>2</sub>/Si$  interface. This result seems to contradict with most previous works, in which electron trappings in the high-k stacks were shown to be the dominant mechanism responsible for the threshold and flatband voltage shifts [9]-[12].

 To gain further insight into the trapping mechanism, we assume that the hole trapping is attributed to filling of pre-existing traps in the high-k dielectrics without the creation of additional trap centers, and employ the so-called distributed capture cross section model or stretched exponential model [8]-[9] to describe the trapping behavior in our high-k gate stacks. The stretched exponential equation is given by

$$
|\Delta V_{fb}| = |\Delta V_{max}| \cdot (1 - exp(-t/\tau_0)^{\beta}), \qquad (3-1)
$$

where  $|\Delta V_{max}|$ ,  $\tau_0$ ,  $\beta$  are fitting parameters which are related to the total trap density. Here,  $\tau_0$  represents the characteristic time constant of the distribution, and  $|\Delta V_{max}|$ denotes the maximum shift in  $|\Delta V_{fb}|$  that occurs after prolonged stressing. Fig. 3-8 shows the dependence of  $\Delta V_{fb}$  on stress time. It can be clearly seen that the fitting curves (i.e., solid curves) match very well with experimental data (i.e., symbols) over several decades of stress time. In addition,  $|\Delta V_{fb}|$  saturates at longer stress time when the magnitude of the stress voltage is higher than |-3.5V|. These features support our assumption of filling existing hole traps in the high-k gate stacks. Since the parameter  $\beta$  is a measure of the distribution width, the value of around 0.184 for all stressing conditions indicates that hole traps in the high-k gate stacks possess larger distributed capture cross section than that of electron traps (c.f.,  $\beta$  0.32) [12]. Moreover, it is worthy to note that  $|\Delta V_{fb}|$  increases again as the stress time is longer than 10000 s at  $V<sub>g</sub> = -4.2$  V. This phenomenon is thought to be due to additional traps creation. Therefore, we would like to conclude that trap filling model in the high-k gate stack is only suitable within certain specific voltage range, which may strongly depend on the quality of the high-k film.

Not disregarding the success of the distributed capture cross section model in describing the flatband voltage shift during CVS, it is still necessary to explain why the hole trapping is more likely to take place in our high-k gate stacks. We believe this can be explained by the resultant band diagram of the  $TiN/HfO<sub>2</sub>/SiO<sub>2</sub>$  gate stack system under  $V_g = -4.2$  V stress, as illustrated in Fig. 3-9. The parameters, including physical thickness, band offsets and voltage drops across the individual insulators were determined based on our TEM analyses (not shown) and the work function of TiN ( $\sim$  4.8 eV) was adopted from previous researches [15]-[16]. From the band diagram, it can be seen that the probability of hole tunneling from the substrate is much higher than that of electron tunneling from the gate because of the shorter tunnel distance. Therefore, the leakage current is dominated by hole injection. To  $T_{\rm F11111}$ reinforce this argument, the characteristics of the gate current density  $(J_{g})$  as a function of injected charge density  $(Q_{\text{ini}})$  for different CVS conditions were monitored and shown in Fig. 3-10. It can be seen that the leakage current decreases with increasing stress time for various applied voltages. This is consistent with hole dominance in the gate stack because only the trapped holes can cause leakage increase if the hole current is the dominant component.

Fig. 3-11 shows the flatband voltage shift versus injection charge. Similar trend to Fig. 3-8 is observed, and flatband voltage shift will eventually saturate if the

injection charge continue to increase. Fig.3-12 shows the injection charge as a function of time. Fig. 3-13 shows the trapped charge versus time. The amount of trapped charges increases with stress voltage and time. At higher voltage (- 4.0V), the saturation phenomenon is observed at about 2300 s.

Fig. 3-14 shows the trapped charge as a function of injection charge. The slope of the curve is defined as the trapping efficiency. Form the plot, the slope of curves is different for different stress voltages. This indicates that the trapping efficiency is dependent on stress voltage, as shown in Fig. 3-15.

In Fig. 3-16 we first apply a -3.6 V on capacitor for 1000s, causing some charges to be trapped in HfO<sub>2</sub> film. Then, we apply a  $+3.6$  V for 1000s in an effort to de-trap the charges. From 3-16 (a), it can be seen that positive voltage does not change the  $u_{\rm max}$ flatband voltage. From Fig. 3-16 (b), it is found the trapped charges can not be totally detrapped even after a duration of 1000 s by positive voltage.

#### **3-3-3 Pre-Existing Charges and Current Transport Mechanism**

 In Fig. 3-17 (a), the I-V curves are measured under various temperatures from 25 to 150 °C. The current remains essentially constant with increasing temperature. However, from previous sections, we know that flatband voltage shifts toward left and the leakage current reduces under constant voltage stress. Therefore, we first stress the sample under -4 V, 600 s stress and measure the I-V curves. It can be obviously seen that the current now increases with temperature. This again proves that the traps are latent and can be activated by applying a stress. Furthermore, traps which are passivated during processing are activated; meanwhile, the amount of holes which filled the traps is dependent on the stressing time.

Then we investigate the current transport mechanism. The current from Frenkel-Poole emission is of the form:

$$
J=B*Eexp\left[\frac{-q(\phi_B-\sqrt{qE/\pi\varepsilon_i\varepsilon_{HfO_2}})}{k_BT}\right]
$$
(3-2)

where B is a constant in terms of the trapping density in the HfO<sub>2</sub> film,  $\varphi_B$  is barrier height, E is the electric field in HfO<sub>2</sub> film,  $\varepsilon_i$  is free space permittivity,  $\varepsilon_{HfO2}$  is HfO<sub>2</sub> dielectric constant,  $k_B$  is Boltzmann constant, T is the temperature measured in Kelvin.

First, we define a parameter Z as below:

$$
Z = \phi_{\rm B} - \sqrt{\frac{qE}{\pi \varepsilon_{\rm i} \varepsilon_{\rm HfO_2}}} \tag{3-3}
$$

Fig.3-18 (a) shows ln (J/E) as a function of 1000/T with different  $V_{stack}$  $(=Vg-V_{fb}-\psi s)$ , and the slope of these curves are defined in (3-3). Next, we plot Z versus  $E^{1/2}$ , as shown in Fig. 3-18(b), and the slope of the curve is

$$
\sqrt{\frac{q}{\pi \varepsilon_i \varepsilon_{HfO_2}}},\tag{3-4}
$$

where q,  $\pi$ ,  $\varepsilon$ <sub>i</sub>, are known, the dielectric constant of HfO<sub>2</sub> can be calculated and the value is found to be 15.6. The value is very close to the estimated value from HRTEM image, which is 14.7. This result demonstrates that Frenkle-Poole emission of holes is dominant in  $HfO<sub>2</sub>$  film, and the energy band diagram is shown in Fig. 3-19. In this figure, traps can be classified into two types, shallow traps and deep traps, and both of them followed the distributed capture cross section model from prior section. The holes trapped by deep traps cause the flatband voltage shift and the holes trapped by shallow traps can easily hop over the barrier through the  $HfO<sub>2</sub>$  film and cause the leakage current [14].

Since from Fig. 3-8, flatband voltage shift becomes saturated under -4.0 V stress voltage of about 2000 s, and we have proposed that the holes are trapped in  $u_1, \ldots, u_k$ pre-existing traps and eventually fully filled after a certain stress of time. To validate this point, we measure the I-V characteristics of a sample that was previously stressed at -4.0 V for 2300 s (i.e., the existing hole traps in the sample are activated and presumably filled), and the current is again less dependent on temperature. This can be also explained by Fig. 3-19. The deep traps are now activated and filled with holes and the trapped holes cause the barrier height of shallow traps to become "more shallower". Therefore, the holes can easily go through at room temperature, and the leakage current becomes less dependent on the temperature.

# **3-4 Summary**

In this chapter, we first investigated the reliability issues for  $HfO<sub>2</sub>$  samples subjected to  $NH_3$  or  $N_2O$  HDP plasma surface pre-treatments, and compared with those on  $HfO<sub>2</sub>$  control samples with conventional oxide interfacial layer. The samples with plasma surface pre-treatment show much lower leakage current, higher breakdown voltage and higher effective breakdown field, due to incorporated nitrogen in interfacial layer. For time-to-breakdown and charge-to-breakdown characteristics, NH<sub>3</sub> and N<sub>2</sub>O plasma pre-treatments show improved and degraded performance over RTO control, respectively.

Next, we studied hole trapping in  $HfO_2/SiO_x$  gate dielectrics stack. We proposed that hole trapping occurs through filling of pre-existing hole traps in  $HfO<sub>2</sub>$  film, and  $T_{\rm F11111}$ we employed continuous capture cross section model to fit our experimental data. The fitting results match well with experimental data, and the fitting parameter β possesses larger distributed capture cross section than that of electron traps. We also used energy band diagram to illustrate our viewpoint.

 Finally, we studied the current transport mechanism responsible for the leakage current in  $HfO<sub>2</sub>$  films. Since the pre-existing (latent) traps were passivated during processing so the leakage current in the virgin sample is almost independent of the measuring temperature. When we applied a stress to the thin film, these traps will be activated and the samples depict leakage characteristic of Frenkel-Poole emission.



# **3-5 Reference**

- [1] S. H. Lo, D. A. Buchanan, Y. Taur, and W. Wang, IEEE Electron Device Lett. **18**, 209 (1997)
- [2] J. H. Stathis and D. J. DiMaria, *Technical Digest International Electron Devices Meeting* (IEEE, Piscataway, NJ, 1998), p. 167.
- [3] R. Degraeve, N. Pangon, B. Kaczer, T. Nigam, G. Groeseneken, and A. Naem, *Technical Digest of VLSI Symposium* (IEEE, Piscataway, NJ, 1999), p. 59.
- [4] D. J. DiMaria and J. H. Stathis, Appl. Phys. Lett. **74**, 1752 (1999)
- [5] R. A. B. Devine, L. Vallier, J. L. Autran, P. Paillet, and J. L. Leray, Appl. Phys. Lett. **68**, 1775 (1996).
- [6] O. Nakagawara, Y. Toyota, M. Kobayashi, Y. Yoshino, Y. Katayama, H. Tabata,

and T. Kawai, J. Appl. Phys. **80**, 388 (1996).

- [7] B. H. Lee, R. Choi, L. Kang, S. Gopalan, R. Nieh, K. Onishi, Y. Jeon, W. –J. Qi, C. S. Kang, and J. C. Lee, *Tech. Dig. of International Electron Device Meeting*, 39 (2000).
- [8] S. Zafar, A. Callegari, E. gusev, and M. Fischetti, J. Appl. Phys. **93**, 9298 (2003).
- [9] M. Krishnan and V. Kol'dyaev, IEEE Reliability Physics Symp. Proc. (2002).
- [10] W. J. Zhu, T. P. Ma, S. Zafar, and T. Tamagawa, IEEE Electron Device Lett. **23***,*  597 (2002).
- [11] E. P. Gusev and C. P. D'Emic, Appl. Phys. Lett. **83**, 5223 (2003).

[12] A. Kerber, E. Carter, L. Pantisano, M. Rosmeulen, R. Degraeve, T. Kauerauf, G.

Groeseneken, H. E. Maes, and U. Schwalke, IEEE Reliability Physics Symp. Proc. 41 (2003).

[13] J. R. Hauser and K. Ahmed, *AIP Conf. Proc*. **449**, 235 (1998).

[14] K. S. Lim and C. H. Ling, IEEE ICSE'98 Proc., Nov. 1998, Bangi, Malaysia.





Fig. 3-1(a) The J-V characteristics with different I.L. treatment method



Fig. 3-1(b) The Weibull plot shows the gate current densities at  $Vg=1V$ 

with different I.L. treatment method (RTO,  $N_2O$ ,  $NH_3$ ).



Fig. 3-2 (a) The TEM image of the HfO<sub>2</sub> with RTO I.L.



Fig. 3-2(b) The HRTEM image of the  $HfO<sub>2</sub>$  with N<sub>2</sub>O

pre-treatment and 900°C  $N_2$  RTA annealing.



Fig. 3-2(c) The HRTEM image of the  $HfO<sub>2</sub>$  with NH<sub>3</sub>

pre-treatment and  $900^{\circ}$ C N<sub>2</sub> RTA annealing.



Fig. 3-3 The Weibull plot shows the effective breakdown field with different

I.L. treatment method (RTO, N<sub>2</sub>O, NH<sub>3</sub>) at same post-treatment

annealing  $(900^{\circ}C)$ .


Fig. 3-4 The Weibull plot shows the time to breakdown under three constant stresses voltages with  $(a)NH<sub>3</sub>(b)N<sub>2</sub>O$  pre-treatment followed by  $900^{\circ}$ C post-nitridation annealing.



Fig. 3-4 (c) The Weibull plot shows the time to breakdown under three



Fig. 3-5 The Weibull plot shows the time to breakdown under -4.6V stress

voltage with different I.L. treatment method (RTO, N<sub>2</sub>O, NH<sub>3</sub>).



Fig. 3-6 The Weibull plot shows the charges to breakdown under -4.8V stress

S voltage with different I.L. treatment method (RTO, N<sub>2</sub>O, NH<sub>3</sub>).



Fig. 3-7 (a) C-V curves and (b) G-V curves measured at 100 kHz with increasing stress time as a parameter. The stress voltage  $(V<sub>g</sub>)$  was– 3.5 V. The curve labeled  $t = 0$  s corresponds to the data before stressing.



Fig. 3-7 (c) I-V curves measured with increasing stress time. The

stress voltage ( $V_g$ ) was–3.5 V. The curve labeled t = 0 s corresponds to the data before stressing.



Fig. 3-8 Flatband voltage shift v.s. time for RTO I.L. under different

, constant voltage stress (CVS). Symbols are experimental data and solid lines are fitting curves.



TiN metal gate electrode under constant voltage stress  $(V_G = -4.2V)$ .



Fig. 3-10 Gate current density as a function of injection charge



3-11 Flat band voltage shift v.s. injection charge for RTO Fig.

Interfacial layer under different Constant voltage stress



Fig. 3-12 Injection charge v.s. Time for RTO interfacial layer

 under different Constant voltage stress (CVS). 10<sup>10</sup> **P RTO CVS = -2.5 V RTO CVS = -3.0 V**  $\circ$ **RTO CVS = -3.5 V**  $\triangle$ **RTO CVS = -4.0 V RTO CVS = -4.2 V** 109  $\mathop \Delta \limits^ \curvearrowright$  $8800$  $\Delta$  $\Delta$ €  $\Delta$  $\lambda$ 



Fig. 3-13 Trapped charge v.s. time for RTO interfacial layer

under different constant voltage stress (CVS).



Fig. 3-14 Trapped charge v.s. injection charge for RTO interfacial



Fig. 3-15 Trapping efficiency v.s. Injection Charge for RTO interfacial

layer under different constant voltage stress (CVS).



(b)

Fig. 3-16 (a) Flat band voltage versus stress time under positive constant voltage stress, and (b) Flat band voltage shift versus stress time under dynamic stressing with stress and passivation duration both 1000 sec.



Fig.  $3-17$  (a) The J-V curves measurement under various temperatures from

25<sup>°</sup>C to 150<sup>°</sup>C before stress and (b) is after -4.0V 600s stress.



Fig. 3-18 (a) ln (J/E) v.s. 1000/T under different  $HfO<sub>2</sub>/SiO<sub>x</sub>$  stack voltage, and the symbols are experiment data and the solid line are fit curve. (b) Z v.s.  $E^{1/2}$ , Z is the slopes of the curves of (a) and solid curve is fitting line.



Fig. 3-19 Energy band diagram of  $HfO_2/SiO_x$  stack to illustrate the conduction mechanism of Frankel-Poole emission.



Fig. 3-20 The I-V curves measurement under various temperatures from  $25^{\circ}$ C to  $150^{\circ}$ C after -4.0V 2300s stress.

# **Chapter 4**

# **Conclusions and Suggestions for Future Work**

### **4-1 Conclusions**

In the first part of this thesis, the effects of surface pre-deposition treatments on the prosperities of  $HfO<sub>2</sub>$  thin films were investigated. Several important phenomena were observed and summarized follows.

Firstly, oxygen in  $HfO<sub>2</sub>$  easily reacts with Si substrate if hafnium oxide is directly deposited on silicon, and during subsequent thermal processing  $HfO<sub>2</sub>$  film easily becomes crystalline. To alleviate this problem, we used a high density  $N_2O$  or  $NH_3$ plasma to form a thin nitrided interfacial film. Plasma pre-treatment alone without post-nitridation annealing can decrease leakage current by about three orders of magnitude, however, the resultant leakage current still does not satisfy stringent ULSI demands. Post-nitridation annealing is therefore needed to further reduce the leakage current. The post-nitridation annealing, however, also results in EOT increase, especially at higher annealing temperature. The use of spike  $N_2$  RTA to anneal nitrided film, however, results in degraded leakage current.

Secondly, proper sweeping range for C-V measurement is important for evaluating

a new material's quality. Other elements that affect our results must be excluded in these measurement. In this thesis,  $(+1.5V, -1V)$  is found to be proper for the investigation of frequency dispersion and hysteresis. Our results on reliability show that  $NH_3$  pre-treatment is better than  $N_2O$  pre-deposition in terms of time-to-breakdown, charges to breakdown and characteristics lifetime.

Thirdly, hole trappings are observed in the  $HfO<sub>2</sub>/SiO<sub>2</sub>$  gate stack with TiN metal gate electrode. The flatband voltage shift  $(\Delta V_{fb})$  caused by the trapped holes can be well described by adopting distributed capture cross section model over several decades of stress time during CVS. This phenomenon is attributed to the resultant asymmetric band structure, which favors hole tunneling from the substrate and, in turn, makes the gate stack more susceptible to the hole trapping.

Finally, we proposed that latent traps exist in the bulk of  $HfO<sub>2</sub>$  virgin films. These latent traps were classified into deep and shallow traps that can be activated by stress. The trapped holes result in an effectively smaller barrier height for Frenkel-Poole emission so the leakage current become less dependent on temperature.

 $\overline{u}$ 

#### **4-2 Suggestions for Future Work**

The major potential showstoppers for high-k gate dielectrics are considered to be (a) interfacial layer thickness and quality, (b) film morphology after the entire thermal process, (c) mobility degradation, and (d) reliability issues. Mobility is the first concern for device performance. Interfacial layer thickness and quality are related to mobility degradation and scaling limit. The interfacial layer thus represents a stumbling block and remains a tough challenge for high-k dielectrics. For the potential use of MOCVD system for high k material deposition, the precursor plays a dominant role in determining the thickness and quality of interfacial layer. More efforts on the synthesis of new precursor and the optimization of deposition condition and post deposition processes to reduce interfacial layer thickness and to improve  $u_{\rm H1111}$ interface quality are necessary.

From HRTEM images,  $HfO<sub>2</sub>$  film is crystalline after high temperature annealing. Without an interfacial layer under the high-k film, the leakage current must be intolerably high. Therefore, raising the crystallization temperature thus represents an urgent and important task. Adding nitrogen is generally used to increase thin film crystallization temperature. How to effectively incorporate nitrogen into  $HfO<sub>2</sub>$  film is currently being actively investigated.

For electrical properties, C-V and I-V characteristics were studied in this thesis,

however, a complete reliability study has not been carried out, and should be actively pursued. In this thesis, only LOCOS capacitor structure was fabricated. Many important issues such as channel carrier mobility can not be studied using this simple test structure. To fabricate MOSFET structure is necessary to perform complete evaluation of the  $HfO<sub>2</sub>$  films.

In this study, hole trappings are found to be dominant in  $HfO<sub>2</sub>$  film due to the use of mid-gap metal gate in our experiment. The use of different metal gates may results in different trapping mechanisms. This is also an interesting topic for research but the process stability between the chosen metal and  $HfO<sub>2</sub>$  film must be taken into consideration.

### 個人簡歷

姓名 : 林柏青

性別 : 男

出生年月日 : 民國 69 年 1 月 25 日

籍貫 : 台灣省雲林縣

住址 : 台北市國興路一巷 9 號四樓之四

學歷 :



碩士論文題目 :

不同前處理對二氧化鉿閘極介電層在電特性上的影響

The Effects of Various Pre-treatment on the Electrical Properties of HfO2 Gate Dielectrics