

# **Localized Charge Distribution and Read Current Noise in Nitride Storage Flash Cells**

# **Localized Charge Distribution and Read Current Noise in Nitride Storage Flash Cells**

: Student : Ming-Te Wang Advisor : Dr. Tahui Wang



Submitted to Institute Electronics College of Electrical Engineering and Computer Science National Chiao Tung University in Partial Fulfillment of the Requirements for the Degree of Master of Science

in

Electronic Engineering June 2004 Hsinchu, Taiwan, Republic of China.



(charge pumping)

micro-second transient measurement circuit

 $\sqrt{a}$ 

# **Localized Charge Distribution and Read Current Noise in Nitride Storage Flash Cells**

Student: Ming-Te WangAdvisor: Dr. Tahui Wang

Department of Electronics Engineering &

Institute of Electronics

## National Chiao Tung University



This thesis will focus on the discussion of localized trapped charge distribution in nitride film and read current instability issue in a SONOS type flash memory cell, which include program charge lateral spread, program disturb effect, and read current noise. In this study, the flash memory cell is made of a n-channel MOSFET with an oxide-nitride-oxide gate structure.

For two-bit storage, the control of programmed charge lateral distribution is particularly important since stored electrons at the first bit will affect the threshold voltage of the second bit in reverse read. We use a charge pumping method to explore the programmed charge distribution of each bit. In addition, a micro-second transient measurement circuit is set up to investigate the program disturb effect. Furthermore, program/erase cycling induced random telegraph noise in read current noise is observed. The amplitude of current fluctuation increases with P/E cycle number and with decreasing gate length. Non-uniform charge storage by CHE programming can further enhance read current fluctuation. The improvement of bottom oxide reliability can significantly reduce this effect.



Davi d



# **Contents**







## **Figure Captions**

- Fig. 1.1 Schematic representation of a SONOS cell and two-bit storage. The shaded area in the nitride layer represents stored charges.
- Table 1.1 Suggested bias conditions for MXVAND cell operation.
- Fig. 1.2 Drain current versus gate bias in erase state and in program state.
- Fig. 2.1 Schematic diagram of a two-bit storage nitride cell and a CP measurement setup. The dashed line in the substrate represents the depletion region caused by Vd. The thickness of the ONO gate stack is 9nm (top oxide), 6nm and 6nm, respectively
- Fig. 2.2 Schematic illustration of Vgl varying CP measurement. Vgh is above Vt and varying Vgl probed. The part of channel undergoes the accumulation-inversion-accumulation contributes the Icp (bulk current).
- Fig. 2.3 Icp versus Vgl in a fresh cell, in program state, and in erase state, respectively. The Vt window ( $\Delta Vt$ ) is 2V. Vd in CP measurement is 0V.
- Fig. 2.4 The program-state Icp bump increases with Vt window due to more injected 1896 charges.
- Fig. 2.5 The decrease of the program state Icp bump with Vd in CP measurement. The Vt window is 2V.
- Fig. 2.6 The program state Icp measured at Vd=1.8V  $&$  Vs floating and Vs=1.8V  $&$  Vd floating.
- Fig. 2.7 The Icp of the four states of two-bit storage. "11" represents both bits in erase-state and "10" represents one bit in erase-state and one bit in program-state.
- Fig. 2.8 Comparison of the Icp of the first programmed bit and the secondly programmed bit. The 2nd bit Icp is measured with the first bit erased.
- Fig. 2.9 Lateral profiling of the programmed charge distribution of the 1st programmed bit and the 2nd programmed bit. An uniform interface trap distribution along the channel is assumed. Icp,max is 195pA.
- Fig. 2.10 Calculated channel field distribution in 2nd bit programming from 2D device simulation.  $x=0$  is at the n+ source edge and  $x=0.4$  is at the n+ drain edge. Vs=6.5V and Vg=11V in 2nd bit programming.
- Fig. 2.11 The difference in Icp between program state and erase state as a function of drain bias for the 1st bit and source bias for the 2nd bit. ∆Icp is obtained from Fig. 2.8 at  $Vgl=1.6V.$
- Fig. 2.12 The difference in Icp between program state and erase state as a function of Vd in CP measurement at various P/E cycle numbers. ∆Icp is measured at Vgl= 1.6V and is normalized to its value at Vd=0V to take into account interface trap creation in *<u>ATTENTS</u>* cycling.
- Fig. 3.1 Scheme of the virtual ground array and a technique to inhibit program disturb in adjacent cell. Programming D-bit of Cell P, program disturbs in Cell N with the same WL voltage (11V). 1896
- Fig. 3.2 Circuit diagram of micro-second measurement system. The applied bias of P/E phase and M/D phase are shown in the table.
- Fig. 3.3 Photograph of our micro-second transient measurement circuit.
- Fig. 3.4 Illustration of positive oxide charge assisted tunneling current (Isd). The time-dependence of Isd and corresponding Vt shift was gived.
- Fig. 3.5 The applied waveform patterns. The resolution of the measurement and disturb phase is 200µs
- Fig. 3.6 Program and read disturb characteristics of a 10K P/E cell. Lg=0.5 $\mu$ m.
- Fig. 3.7 Vt shift versus wait time intermediately after erase. Applied  $Vg=Vd=Vs=Vb=0V$ during the wait time.
- Fig. 3.8 Cycle number dependence of Vt shift. Note that no Vt shift at a fresh cell and after 10K P/E cycles there is a 0.17V Vt shift during 100ms stress.
- Fig. 3.9 Vt shift of conventional erase and with electrical anneal step erase. The anneal step is Vg/Vd=10/4V with 10K cycled cell.
- Fig. 4.1 Experimental setup for RTN measurement.
- Fig. 4.2 Representative RTN traces in a NROM cell (W/L=0.35µm/0.3µm). (a) fresh, (b) 1k P/E cycles, (c) 100k P/E cycles.
- Fig. 4.3 Comparison of RTN amplitude in program-state and in erase-state (b) Dependence of ∆Id (two-level transition) on read current. The P/E cycle number is 100 P/E. The reverse read bias is  $Vg=4V$ ,  $Vs=1.5V$  and  $Vd=0V$ .
- Fig. 4.4 (a) Comparison of RTN amplitude for Lg=0.3µm and 0.5mm. (b) Dependence of ∆Id (two-level transition) on gate length. The read current level is about 1µA.
- Fig. 4.5 Calculated gate length dependence of two-level RTN amplitude from 2D device simulation. For CHE injection, the trapped charge width is assumed to be 30nm. FN injection has uniform charge storage. The parameters in simulation are not calibrated.  $\frac{1}{2}$  1896
- Fig. 4.6 Typical RTN traces for uniform FN injection (a) and channel hot electron injection (b). Both cells have the same P/E stress conditions.
- Fig. 4.7 Maximum ∆Id observed at a read current of 30µA from multi-level RTN. The sampling size is  $10<sup>5</sup>$  readings.
- Fig. 4.8 (a) The increment of charge pumping current (Icp) in device A and device B after 10k P/E cycles. (b) RTN traces in Device A after 10k P/E cycles (c) RTN traces in Device B after 10k P/E cycles

# **Chapter 1 Introduction**

Currently, two major research thrusts in nonvolatile semiconductor memory are underway. One has data stored in a multi-layer gate structure in a field effect transistor and the other takes advantage of electrical polarization of ferroelectric material in a ferroelectric capacitor/transistor [1]. With respect to charge storage devices, there are two kinds of them. (a) Charge Trapping Devices: Charge is stored in traps at the interface of a multi-layer gate structure and/or in the bulk of insulator, such as the metal nitride oxide silicon (MNOS) structure [2], [3]. (b) Floating Gate Devices: Charge is stored in a thin conducting or semiconductor layer or conducting particles sandwiched between insulators [4], [5].

However, since its invention in 1967, the nitride-based nonvolatile memory structures, both MNOS and polysilicon oxide-nitride-oxide silicon (SONOS) [6]-[10], have received limited commercial acceptance due to their employment of ultra-thin dielectric (~20Å) and their non-ideal charge retention characteristics. In conventional SONOS cells, charges are stored uniformly in the nitride layer. This SONOS concept has recently evolved into a two-bit storage cell (NROM).

Recently, the new SONOS flash EEPROM cell has soon gained great attention for their smaller size per bit (2.5F²/bit in Flash, where F is the feature size of the process) [11], [12], less fabrication complexity [13], no drain turn-on and better charge retentivity [14] This SONOS cell is made of a n-channel MOSFET with an oxide-nitride-oxide gate dielectric structure, as shown in Fig.1.1. The major difference between NROM and the conventional SONOS devices [15] is that the bottom oxide is about 60Å [11], which is much thicker than that of SONOS  $(\sim 20 \text{ Å})$ , where direct tunneling is involved for charge transport.

By taking advantage of localized charge storage in the nitride layer above the  $n^+$ 

source and drain junctions, two-bit per cell operation can be achieved. Channel hot electron injection and band-to-band hot hole injection are utilized for programming and erasing, respectively. Table.1.1 shows the operation bias of program, erase, and read [16]. The  $I_d$ - $V_{gs}$  of program state and erase state are shown in Fig.1.2 by using a reverse read method [17], which can be used to "read through" the first bit to obtain the information of the second bit. The sub-threshold swing deterioration in program state is due to a narrow charge trapping region, typically tens of nano-meter.

Because of a thicker bottom oxide and the non-uniformity of charge stored in the nitride layer, the reliability issues in the two-bit storage SONOS cell are quit different from that in the conventional SONOS cells. Charge loss characteristics and cycling endurance of these kind of cells have been discussed, and the models have been proposed [16], [18]-[22].

Following the introduction, the programmed charge lateral spread in the nitride layer will be discussed in chapter two. In chapter three, we will demonstrate a micro-second transient measurement circuit to investigate program disturb effect. Random telegraph noise induced read current fluctuation will be discussed in chapter four. Finally, we will make a conclusion of this thesis.



Fig. 1.1 Schematic representation of a SONOS cell and two-bit storage. The shaded area in the nitride layer represents stored charges.

		Program	<b>Erase</b>	<b>Read</b>	
<b>Bit 1</b>	Vg	<b>11V</b>	$-3V$	2.5V	
	Vd	5. ASSESSED	8V	$\bf 0 \bf V$	
	<b>Vs</b>	$0V$ Els	0 <sup>V</sup>	>1.5V	
Bit 2	Vg		$-3V$	2.5V	
	Vd	$\mathbf{0}\mathbf{V}$	$\bf 0 \bf V$	>1.5V	
	$\mathbf{V}\mathbf{s}$	5V	8V	$\mathbf{0}\mathbf{V}$	

Table.1.1 Suggested bias conditions for MXVAND cell operation.



Fig. 1.2 Drain current versus gate bias in erase state and in program state.

# **Chapter 2**

# **Programmed Charge Lateral Spread**

### **2.1 Introduction**

NROM flash cells have received much interest recently due to their smaller bit size, simpler fabrication process and absence of drain induced turn-on. By taking advantage of localized charge trapping in nitride above the source and the drain junctions, two-bit storage of a nitride cell can be achieved by utilizing hot electron program and band-to-band hot hole erase with a reverse read scheme.

For two-bit storage, the control of programmed charge lateral distribution is particularly important. This is because that in 2-bit operation, the stored electrons at the first bit will affect the threshold voltage of the second bit in reverse read and vice versa [23]. Furthermore, the lateral spread of programmed charge will cause a mismatch between programmed electron distribution and injected hole distribution in erase operation, thus resulting in the degradation of erase capability or ease speed  $n_{\rm H\,m\,N}$ [24].

In this work, we will use a modified charge pumping technique to explore the programmed electron distribution in the nitride layer. Moreover, we find that the programmed charge distribution spreads further into channel with program/erase cycle number. Finally, by using this profiling technique, the lateral spread of the first and secondly programmed bits can be characterized, and the cycling induced charge distribution broadening will be investigated.

### **2.2 Charge Pumping Measurement**

The voltage waveforms in our charge pumping (CP) measurement are illustrated in Fig 2.1. We use trapezoidal gate pulses with a fixed Vgh and varying Vgl. The substrate current (called "charge pumping current (Icp)") versus Vgl is measured. The fixed Vgh is sufficiently high to ensure that the entire channel is inverted [26]- [29]. By varying Vgl, only the part of channel where Vt is lower than Vgh can contribute to Icp (Fig 2.2). When the entire channel contributes to the charge pumping current, Icp reaches its maximum value. Vd is adjusted to modulate the drain (or source) depletion width while Vs is floating. The gate pulses have a frequency of 2.5 Mhz and 50% duty cycle. Rising and falling times are 2ns. The samples used in this work have a gate width of  $0.35\mu$ m and a gate length of  $0.5\mu$ m.

### **2.3 Programmed Charge Distribution**

#### *2.3.1 First bit Icp*

Fig 2.3 shows Icp versus Vgl with Vd=0V and source is floating in a fresh cell, in program state and in erase state, respectively. Only the first bit (drain side) is P/E cycled. The threshold voltage window  $(\Delta Vt)$  is 2V. Here, Vt is defined as the gate voltage when the drain current is 1µA at a reverse read voltage of 1.6V. Note that Icp in a fresh cell and in erase state are almost identical. The negative charge trapping is reflected by an Icp bump in program state. The maximum Icp (Icp,max) bump is 195pA at Vgl=0V in Fig 2.3. The interface trap density (Nit) can be extracted by Eq.  $(2.1).$ 

$$
I_{cp,\text{max}} = qf N_{it} W L_g \tag{2.1}
$$

where q is the elementary charge, f the gate pulse frequency, W the effective channel width, and Lg is the gate length. The program state Icp bump increases with the Vt window because of more injected charges in the ONO layer (Fig 2.4).

The dependence of the program state Icp bump on applied drain bias in charge pumping measurement is shown in Fig 2.5. When a low drain bias is applied, traps underneath the programmed charge are partly masked by the drain depletion region. At a sufficiently large Vd, for example 1.8V, the program state Icp bump is completely suppressed. In contrast, when a Vs is applied in charge pumping measurement, the Icp



Fig. 2.1 Schematic diagram of a two-bit storage nitride cell and a CP measurement setup. The dashed line in the substrate represents depletion region caused by Vd. The thickness of the ONO gate stack is 9nm (top oxide), 6nm and 6nm, respectively.



Fig. 2.2 Schematic illustration of Vgl varying in CP measurement. Vgh is above Vt and Vgl is varying. The part of channel undergoing accumulation-inversion-accumulation contributes to the Icp (bulk current)



Icp versus Vgl in a fresh cell, in program state, and in erase state, respectively. The Vt window ( $\Delta Vt$ ) is 2V. Vd in CP measurement is 0V. Fig. 2.3



Fig. 2.4 The program-state Icp bump increase with Vt window due to more injected charges



Fig 2.5 The decrease of the program state Icp bump with Vd in CP measurement. The  $V_t$  window is 2V.



The program state Icp measured at Vd=1.8V & Vs floating and  $V_s = 1.8V$  & Vd floating. Fig 2.6

bump is not affected at all (Fig 2.6). The drain pulse is  $180^\circ$  phase-shifted with respect to Vg that the drain bias is applied only during the trapped electron emission cycle [29]. This indicates that the programmed charge is highly localized near the drain edge.

#### *2.3.2 Two bit storage Icp*

The Icp of four two-bit storage states, "11", "10", "01", and "00" is shown in Fig 2.7. "00" denotes both bits in program state and have the same threshold voltage window of 2V. "01"&"10" represents one bit in erase state and the other in program state. "00" means both bits in erase state. Fig 2.8 compares the Icp of the first programmed bit and the secondly programmed bit. The Icp of the secondly programmed bit is measured with the first bit erased. Notably, a cross-over in Fig 2.8 is observed. This cross-over suggests that the secondly programmed bit has a wider trapped charge distribution but a smaller peak density. By using a charge spatial profiling technique (Eq. 2.2  $\&$  2.3) similar to [27], the nitride charge spatial distribution can be obtained;

$$
Q_N(x) = \frac{C_{\text{ONO}}}{q}(V_{gl} - V_t)
$$
 (2.2)

$$
x = \frac{I_{cp}(V_{gl})}{I_{cp,\text{max}}} L_g
$$
 (2.3)

where  $Q_N(x)$  is the nitride charge density, Lg is the gate length and Vt is the threshold voltage of a fresh device. Here Icp,max denotes the saturated CP current at Vgl=0.  $X=0$  is at the drain or source junction edge. The extracted charge distribution of the first programmed bit and the secondly programmed bit is shown in Fig 2.9.

### **2.4 Simulation of the Channel Field Distribution**

To estimate lateral spread of the secondly programmed bit, we perform a 2-D simulation [30] to calculate the channel field distribution. The drain side is programmed with a 2.5V threshold voltage window and the program bias condition is  $Vg=11V$  and Vs=6.5V. The broader distribution of the secondly programmed bit (source side) is because a large channel field exists in the drain side during second bit programming (Fig 2.10). Such a large drain field arises from the stored electrons of the first programmed bit and will cause channel electrons to inject into the nitride earlier. It should be remarked that the above equation is derived from the 1D Vt model. For a narrow programmed charge distribution in a nitride flash cell, it only serves as a first-order approximation. Accurate profiling of a programmed charge distribution requires 2D device simulation by using MEDICI [30].

 The programmed charge lateral extent can be also probed by varying Vd (or Vs) in CP measurement. The decrease of the program-state Icp bump with Vd (or Vs) is shown in Fig 2.11. The secondly programmed bit needs a larger junction bias to "mask" the programmed charge. In other words, the second bit has a broader charge distribution



## **2.5 Cycling Dependence**

The P/E cycling stress effect on programmed charge distribution is shown in Fig 2.12. In order to eliminate interface trap creation effect during P/E cycling, the Icp bump is normalized to its value at Vd=0V. As cycling number increases, a large Vd in CP measurement is required to screen the programmed charge.



Fig. 2.7 The Icp of the four states of two-bit storage. "11" represents both bits in erase-state and "10" represents one bit in erase-state and one bit in program-state.



Comparison of the Icp of the first programmed bit and the secondly programmed bit. The 2nd bit Icp is measured with the first bit erased Fig. 2.8



Fig. 2.9 Lateral profiling of the programmed charge distribution of the 1st programmed bit and the 2nd programmed bit. An uniform interface trap distribution along the channel is assumed. Icp,max is 195pA.



Fig. 2.10 Calculated channel field distribution in 2nd bit programming from 2D device simulation.  $x=0$  is at the  $n+$  source edge and  $x=0.4$  is at the n+ drain edge. Vs=6.5V and Vg=11V in 2nd bit programming.



The difference in Icp between program state and erase state as a function of drain bias for the 1st bit and source bias for the 2nd bit. ∆Icp is obtained from Fig. 2.8 at Vgl=1.6V. Fig. 2.11



The difference in Icp between program state and erase state as a function of Vd in CP measurement at various P/E cycle numbers.  $\Delta$ Icp is measured at Vgl= 1.6V and is normalized to its value at Vd=0V to take into account interface trap creation in cycling. Fig. 2.12

# **Chapter 3**

# **Program Disturb Induced Erase State Vt Shift**

### **3.1 Introduction**

Erase state threshold voltage instability in nitride-based localized trapping storage memory cells is investigated and reported in our previous study [16], [21]. The responsible mechanisms, room temperature Vt drift and read disturb, show that positive oxide charge plays a major role [31]. In this chapter, we will identify a gate disturb mechanism, causing erase state threshold voltage shift during program operation. A model of positive oxide charge assisted tunneling into a nitride layer is adopted to explain this mechanism [32].

A general representation of a 2-bit nitride storage flash memory array is shown in Fig. 3.1. The programming of cell P involves high voltage on the gate (word line) and drain (bit line). Un-addressed cells neighboring cell P (cell N) experiencing a high voltage  $(10~12V)$  on the word line suffer from gate stress induced program disturb [33]. The gate voltage stress time for one bit is thus proportional to the number of P/E cycles, thus causing reliability concerns during array structure programming. The programming time for a single bit is typically about a few micro seconds. In order to explore the program disturb, a micro-second transient measurement circuit was employed. Extra electrical anneal step reducing this disturb effect will be discussed [34].

### **3.2 Micro-second Transient Measurement**

Fig.3.2(a) illustrates the circuit diagram of the micro-second measurement system. This circuit was composed of high speed analog switches and a low noise amplifier. Its output signal was displayed at an excellent resolution, high speed digital oscilloscope (Tektronix TDS5054). The operating biases and connections were shown in Fig 3.2(b). Computer-controlled system monitors the threshold voltage shift immediately after stress. Fig. 3.3 shows the photography of our micro-second transient measurement circuit.

## **3.3 PCAT Model**

Hole trap creation in the bottom oxide is generally believed to be the major cause of RT threshold voltage drift. Besides RT drift, the program disturb is also enhanced by positive oxide charges created during P/E cycling. The columbic potential caused by positive oxide trapped charge is incorporated in the electron tunneling barrier. When a positive Vg is applied at an cycling-stressed cell, the channel is inverted and a current component flowing from the gate to the source and the drain (Isd) arises due to positive oxide charge assisted electron tunneling (Fig. 3.4). If Vg is large, Isd becomes dominant and has a  $t^p$  time dependence with p~0.7 [35]. The gate-disturb induced ∆Vt should follow a power law time dependence with the power factor of  $n=0.2$ ~0.3 (Eq. 3.1).

$$
\Delta V_t \propto \int I_{sd}(t)dt = t^{1-p} \propto t^n \quad \text{with } n=0.2 \sim 0.3
$$
\n
$$
p = \sqrt{\frac{m_e \Phi_e}{m_h \Phi_h}} = 0.7 \sim 0.8
$$
\n(3.1)

### **3.4 Program Disturb Behavior**

#### *3.4.1 Measurement setup*

In order to measure the Vt shift caused by program disturb, the appropriate word-line (gate) and bit-line (source & drain) waveform patterns were designed, as shown in Fig.3.5. The patterns were generated by Agilent 8110A pulse generators. There are two phases in the pattern, P/E phase and M/D (measurement & disturb) phase. In the P/E phase, an appropriate bias was applied for program and erase. In the M/D phase, the disturb gate bias is the same as the program gate bias depending on



Fig. 3.1 Scheme of the virtual ground array and a technique to inhibit program disturb in adjacent cells. When programming D-bit of Cell P, program disturb occurs in Cell N sharing the same WL voltage (11V).



**Low noise amplifier**

## **(a)**

	$\rm V_{G}$	$\mathbf{V_{D}}$	Time	<b>Vs</b>	<b>Is</b>	OSC.
<b>PGM</b>	11	5	$10\mu s$	$\boldsymbol{0}$	<b>Bypass</b>	<b>GND</b>
<b>ERS</b>	$-4$	7	10 <sub>ms</sub>	$\boldsymbol{0}$	<b>To GND</b>	
<b>Disturb</b>	11	$\boldsymbol{0}$	$\mu s \sim s$	$\boldsymbol{0}$	<b>Fed into</b> <b>OP</b>	Vo
Meas.	2.5	<b>Virtual</b> <b>Ground</b>	$\mu$ s~ms	1.6	<b>Fed into</b> <b>OP</b>	Vo

**<sup>(</sup>b)**

Fig. 3.2 Circuit diagram of the micro-second measurement system. The applied biases of P/E phase and M/D phase are shown in the table.



Fig. 3.3 Photograph of our micro-second transient measurement circuit.



 $\Delta \rm V_{_{t}} \varpropto \int \rm I_{_{sd}}\big(t\big)dt = t^{_{1-p}} \approx t^{^{n}}$  with n=0.2~0.3

Fig. 3.4 Illustration of positive oxide charge assisted tunneling current (Isd). The time-dependence of Isd and corresponding Vt shift was given.



Fig. 3.5 The applied waveform patterns. The time interval of the measurement and disturb phase is 200µs.

operation conditions and Vd=Vs=0V. The measurement gate bias was applied near the threshold voltage and Vd=0.1V.

#### *3.4.2 Program-disturb characteristics*

The devices have a gate length of 0.35µm and a gate width of 0.5µm. Fig. 3.6 shows the disturb characteristics of a 10K P/E cycled cell in two different disturb conditions. The program disturb bias is  $Vg=11V$ . It is found that Vt shift (solid square) exhibits a power-law time dependence  $t^n$ , i.e., a linear plot in a log-log scale with n~0.3, which is consistent with the PCAT model [32]. The open square shows the read disturb effect measured by Agilent 4155C and exhibits the same time dependence. Fig. 3.7 shows the Vt shift versus the wait time after erase. Here, we see no Vt shift if we wait 100ms after erase and then have a 20ms disturb at Vg=11V.

### *3.4.3 Cycling Dependence*

In a P/E stressed cell, the Vt shift induced by program disturb is found to be larger than that in a fresh cell. Fig.3.8 shows the threshold voltage shift versus P/E cycle number. The dependence of the Vt shift implies that the charge gain behavior in low Vt state is due to positive oxide charge detrapping. At low P/E stress, oxide trap creation is minimal and thus Vt shift is small.

### *3.4.5 Summary*

Based on this work, we realize that erase state Vt drift measured by Agilent 4155C is underestimated since charge tunneling starts immediately after erase. From the above measurement results, micro-second time scale Vt shift can be probed. The Vt shift is much more severe in an array because of accumulated gate stress time during programming.

#### **3.5 Modified Erase Scheme**

Except for room-temperature drift and read disturb, our study showed that program disturb is also a reliability concern in the low Vt state. Some ways to prevent disturb such as isolated sector structure was proposed [36]. An alternative approach is to use an appropriate voltage pulse to reduce this stress effect. After BTBT hot hole erase, an extra electrical anneal is reported to be effective [34]. As positive charges are accumulated during erase, subsequent anneal step will remove the cycling induced positive charges in the bottom oxide. An electrical pulse at Vg=10V and Vd=4V can significantly reduce program disturb effect (Fig. 3.9).





Fig. 3.6 Program and read disturb characteristics of a 10K P/E cell.  $Lg=0.5 \mu m$ .



Fig. 3.7 Vt shift versus wait time after erase.  $V_g=V_d=V_s=V_b=0V$  during the wait time.



Fig. 3.8 Cycle number dependence of Vt shift. Note that no Vt shift observed in a fresh cell. After 10K P/E cycles, there is a 0.17V Vt shift after 100ms disturb.



Vt shift of conventional erase and modfiied erase with an electrical anneal step. The anneal voltage is Vg/Vd=10/4V. Fig. 3.9

# **Chapter 4**

# **P/E Cycling Induced Read Current Noise**

### **4.1 Introduction**

In this chapter, we investigate P/E cycling induced random telegraph noise (RTN) in non-uniform charge storage nitride flash cells for the first time. The amplitude of RTN increases with P/E cycle number and with decreasing gate length. Non-uniform charge storage by channel hot electron programming can further enhance read current fluctuation. The large amplitude of read current fluctuation implies we must allow for more margins in cell operation and needs careful attention especially in Multi-level cell (MLC) application.

Therefore, to probe the RTN phenomenon and to find the solutions will be an important issue in SONOS type two-bit storage flash memory cells. According to our investigation, read current noise can be significantly reduced by the improvement of bottom oxide reliability.

### **4.2 Random Telegraph Noise Measurement**

The charge transport through a MOSFET device characterized by discrete switching events of the drain current, has often been observed and attributed to the trapping/detrapping of conduction carriers by a single defect near  $Si/SiO<sub>2</sub>$  interface [37]-[39]. Different names exist for the phenomenon, like burst noise or Random Telegraph Noise (RTN). Micro-second Transient measurement system we mentioned at chapter 3 for measuring read current noise is shown in Fig. 4.1. This setup can monitor the drain current noise in fixed read bias. The sampling rate in our experiments is 10khz, which enables the observation of fast transitions of read current with time constant down to 0.1ms, which corresponds to  $10^5$  reading in each measurement of 10 seconds. The devices used in this work have a gate length of 0.35µm and a gate with from 0.5µm to 0.3µm.

### **4.3 P/E Cycling Stress**

In a P/E cycled cell, the read current fluctuation induced by oxide trap is found to be larger than that in a fresh cell. Fig. 4.2 shows read current fluctuation at program state in a fresh cell, after 1k P/E cycles and after 100k P/E cycles. The cell biased in weak inversion and the read current is near 1µA. Apparent random telegraph noise patterns are observed in a 100k P/E cycled cell while it is undetected in a fresh cell. The RTN rises from the charging/discharging of single oxide trap or multiple oxide traps created by P/E cycling stress [40]. At a low cycle number the RTN exhibits two-level transitions (Fig. 4.2(b)) while at a large cycle number multi-level transitions (4-level) are occasionally observed (Fig. 4.2(c)). These multi-level transitions, superimposed by several independent two-level RTN waveforms, may exhibit a large Es ∆Id and result in a read failure.

The dependence of noise amplitude on read current level is shown in Fig. 4.3. In this measurement, a NROM cell is programmed to different Vt and the reverse read bias is at  $|Vds|=1.5V$  and  $Vgs=4V$ . The cycle number is 100 that only two-level transitions are obtained. As shown in Fig. 4.3(a), ∆Id is found to increase from  $0.04\mu$ A in a high-Vt cell (1 $\mu$ A read current) to  $0.18\mu$ A in a low-Vt cell (30 $\mu$ A read current).

#### **4.4 Length Dependence & Non-uniform Vt Effect**

The gate length effect on RTN is shown in Fig. 4.4. The read current level is about  $1\mu$ A. The RTN amplitude with two-level transitions is shown in Fig. 4.4(a), a noticeable increases of  $\Delta I_d$  with decreasing gate length [41]. A two-dimensional device simulation is performed to calculate the gate length dependence. A similar trend is obtained (Fig. 4.5). Moreover, RTN is found to be further enhanced by localized charge storage. Fig. 4.6 shows the current fluctuations by FN injection and



Fig. 4.1 Experimental setup for RTN measurement.



Representative RTN traces in a NROM cell (W/L=0.35µm/0.3µm). (a) fresh, (b) 1k P/E cycles, (c) 100k P/E cycles. Fig. 4.2



Fig. 4.3 Comparison of RTN amplitude in program-state and in erase-state (b) Dependence of ∆Id (two-level transition) on read current. The P/E cycle number is 100 P/E. The reverse read bias is Vg=4V, Vs=1.5V and Vd=0V.



Fig. 4.4 (a) Comparison of RTN amplitude for Lg=0.3µm and 0.5µm. (b) Dependence of ∆Id (two-level transition) on gate length. The read current level is about  $1\mu A$ .



Fig. 4.5 Calculated gate length dependence of two-level RTN amplitude from 2D device simulation. For CHE injection, the trapped charge width is assumed to be 30nm. FN injection has uniform charge storage. The parameters in simulation are not calibrated.



Fig. 4.6 Typical RTN traces for uniform FN injection (a) and channel hot electron injection (b). Both cells have the same P/E stress conditions.

CHE injection, respectively. The two cells experience the same cycling procedure but have different injection conditions in the last programming. In the uniform FN injection cell (Fig. 4.6(a)), RTN is very small or undetectable in a measurement span of 4 seconds. The simulated result in Fig 4.5 also shows that uniform injection yields smaller RTN. Our result here is consistent with earlier work in [42] that non-uniform channel Vt-distribution can increase 1/f noise. Fig 4.7 shows the maximum read current fluctuation and corresponding number of levels in read current in a 0.3µm cell. The read current is about 30µA. *At 100k P/E cycles, 5-level transitions in read current is noticed and maximum* ∆*Id is ~0.7*µ*A in a sampling space of 10<sup>5</sup> reading.* RTN with more levels and a large ∆Id is still expected as more reading are taken [43].

### **4.5 Oxide Process Effect**

To evaluate bottom oxide process effect on RTN, two different oxide process conditions with a 0.5µm gate length (device A and device B) are used. Device B is known to have better oxide endurance from a charge pumping measurement result (Fig. 4.8(a)) RTN traces in device A and B are shown in Fig. 4.8. Note that device B exhibits smaller amplitude in read current fluctuation. This is because device B has less oxide traps creation and thus the probability of multi-level RTN is much reduced.



Fig. 4.7 Maximum ∆Id observed at a read current of 30µA from multi-level RTN. The sampling size is  $10^5$  readings.



Fig. 4.8 (a) The increment of charge pumping current (Icp) in device A and device B after 10k P/E cycles. (b) RTN traces in Device A after 10k P/E cycles (c) RTN traces in Device B after 10k P/E cycles.

# **Chapter 5 Conclusion**

Programmed charge distribution in the ONO layer and the effects of read current noise in a localized trapping storage cell have been discussed in this thesis. The lateral distribution of programmed charge is investigated by using a charge pumping technique. The secondly programmed bit has a broader trapped charge distribution than the first programmed bit. The relationship between trapped charge and P/E cycle stress can be realized.

By using our micro-second transient measurement circuit, word-line disturb induced threshold voltage shift is investigated and is found to be a serious reliability issue in this cell. Oxide charge trapping/detrapping induced read current fluctuation is discussed. Read current noise is increased in localized charge storage cells due to non-uniform Vt distribution. As the cycle number increases, the read current instability caused by RTN will become more severe. The improvement of bottom oxide reliability can significantly reduce this effect.

# **Reference**

- [1] Herman E. Maes and Jan F. Van Houdt, "Silicon Scaling and its Consequences for Memory Technology," *Non-Volatile Semi. Memory Workshop*, pp. 7-10, 2003.
- [2] H. C. Pao and O'Connell, "Memory Behavior of an MNS Capacitor," *Appl. Phys. Lett.*, Vol. 12, p. 260, 1968.
- [3] H. A. R. Wegener, A. J. Lincoln, H. C. Pao, M. R. O'Connel, and R. E. Oleksiak, "The Variable Threshold Transistor, A New Electrically-Alterable, Non-destructive Read-only Storage Device", *IEEE IEDM Abstract*, p. 420, 1967.
- [4] L. A. Kasprzak, R. B. Laibowitz, and M. Ohring, "Dependence of the Si-SiO2 Barrier Height on SiO2 Thickness in MOS Tunnel Structures", *J. Appl. Phys.*, Vol. 48, p. 4281, 1977.
- [5] S. Lai, "Flash Memories: Where we are and where we are going", *IEDM Tech. Dig.*, pp. 971-973, 1998.
- [6] M. L. French and M. H White, "Scaling of Multidielectric Nonvolatile SONOS Memory Structures", *Solid-State Electronics*, Vol. 37, p.1913, 1995.
- [7] Y. L. Yang, A. Purwar, and M. H. White, "Reliability Considerations in Scaled SONOS Nonvolatile Memory Devices", *Solid-State Electronics*, Vol. 43, p.2025, 1999.
- [8] M. H. White, Y. L. Yang, A. Purwar and M. L. French, "A Low Voltage SONOS Nonvolatile Semiconductors Memory Technology", *Non-Volatile Semi. Memory Workshop*, p. 52, 1996.
- [9] Y. L. Yang and M. H. White, "Charge Retention of Scaled SONOS Nonvolatile Memory Devices at Elevated Temperatures", *Solid-State Electronics*, Vol. 44, p.949, 2000.
- [10] J. Bu and M. H. White, "Effects of Two-Step High Temperature Deuterium Anneals on SONOS Nonvolatile Memory Devices", *IEEE Elect. Dev. Lett.*, Vol. 22, p. 17, 2001.
- [11] B. Eitan, P. Pavan, I. Bloom, E. Aloni, A. Frommer, and D. Finzi, "NROM: A Novel Localized Trapping, 2–Bit Nonvolatile Memory Cell", *IEEE Elect. Dev.*

*Lett.*, Vol. 21, pp. 543-545, 2000.

- [12] B. Eitan, P. Pavan, and I. Bloom, "NROM<sup>TM</sup> A New Technology for Non-Volatile Memory Products" *Solid-State Electronics* Vol. 46, pp. 1757-1763, 2002.
- [13] B. Eitan, "Non-Volatile Semiconductor Cell Utilizing Asymmetrical Charge Trapping", *U. S. Patent 5 768192,* June 16, 1998.
- [14] M. K. Cho and D. M. Kim, "High Performance SONOS Memory Cells Free of Drain Turn-On and Over-Erase: Compatibility Issue with Current Flash Technology", *IEEE Elect. Dev. Lett.*, Vol. 21, p. 399, 2000.
- [15] M. White, "On the Go with SONOS," *IEEE Circuit and Device Magazine*, pp.22-31, 2000.
- [16] W. J. Tsai, N. K. Zous, C. J. Liu, C. C. Liu, C. H. Chen, Tahui Wang, Sam Pan, Chih-Yuan Lu, and S. H. Gu, "Data Retention Behavior of a SONOS Type Two-Bit Storage Flash Memory Cell" *IEDM Tech. Dig.*, pp. 719-722, 2001.
- [17] L. Larcher, G. Verzellesi, P. Pavan, E. Lusky, I. Bloom and B. Eitan, "Impact of Programming Charge Distribution on Threshold Voltage and Subthreshold Slope of NROM Memory Cells," *IEEE Trans. Electron Devices*,  $T_{\rm H\,111}$ pp.1939-1946,2002.
- [18] Y. Roizin, M. Gutman, E. Aloni, V. Kairys, and P. Zisman, "Retention Characteristics of microFLASH<sup>TM</sup> Memory (Activation Energy of Traps in the ONO Stack)", *Non-Volatile Semi. Memory Workshop*, pp. 128-129, 2001.
- [19] E. Lusky, Y. Shacham-Diamand, I. Bloom, and B. Eitan, "Electron Discharge Model of Locally-Trapped Charge in Oxide-Nitride-Oxide (ONO) Gate for NROMTM Non-volatile Semiconductor Memory Devices", *Ext. Abst. Conf. Solid State Devices and Materials*, pp. 534-535, 2001.
- [20] W. J. Tsai, S. H. Gu, N. K. Zous, C. C. Yeh, C. C. Liu, C. H. Chen, Tahui Wang, Sam Pan, and Chih-Yuan Lu, "Cause of Data Retention Loss in s Nitride-Based Localized Trapping Storage Flash Memory Cell", *Proc. Int. Reliability Phys. Symp.*, pp. 34-38, 2002.
- [21] Tahui Wang, W. J. Tsai, S. H. Gu, C. T. Chan, C. C. Yeh, N. K. Zous, T C. Lu, Sam Pan, and Chih-Yuan .Lu, "Reliability Models of Data Retention and Read-Disturb in 2-bit Nitride Storage Flash Memory Cells (Invited Paper)," *IEDM Tech. Dig.*, pp. 169-172, 2003.
- [22] M. Jannai, "Data Retention, Endurance and Acceleration Factors of NROM Devices," *Proc. Int. Reliability Phys. Symp.*, pp. 502-505, 2003.
- [23] S. H. Gu, M. T. Wang, C. T. Chan, N. K. Zous, C. C. Yeh, W. J. Tsai, T. C. Lu, Tahui Wang, Joseph Ku, and Chih-Yuan Lu, "Investigation of Programmed Charge Lateral Spread in a Two-bit Nitride Storage Flash Memory Cell by Using a Charge Pumping Technique," *Proc. Int. Reliability Phys. Symp.*, pp. 639-640, 2004.
- [24] W. J. Tsai, N. K. Zous, M. H. Chou, Smile Huang, H. Y. Chen, Y. H. Yeh, M. I. Liu, C. C. Yeh, Tahui Wang, Sam Pan, and Chih-Yuan Lu, "Cause of Erase Speed Degradation During Two-bit per Cell Operation of A Trapping Nitride Storage Flash Memory Cell," *Proc. Int. Reliability Phys. Symp.*, pp. 522-526, **X** 1896 2004.
- [25] W. Chen and T. P. Ma, "A New Technique for Measuring Lateral Distribution of Oxide Charge and Interface Traps near MOSFET Junctions," *IEEE Elect. Dev. Lett.*, Vol. 12, p.393, 1991.
- [26] Wenliang Chen, Artur Balansinski and T. P. Ma, "Lateral Profiling of Oxide Charge and Interface Traps near MOSFET Junctions," *IEEE Trans. Electron Devices*, Vol. 40, pp.187-196, 1993.
- [27] Chun Chen and T. P. Ma, "Direct Lateral Profiling of Hot-Carrier-Induced Oxide Charge and Interface Traps in Thin Gate MOSFET's," *IEEE Trans. Electron Devices*, Vol. 45, pp.512-520, 1998
- [28] Yujun Li and T. P. Ma, "Suppression of Geometric Component of Charge-Pumping Current in SOI/MOSFETs," *Int. Symp. On VLSI-TSA*., pp. 144-148, 1995
- [29] Tran Ngoc Duyet, Hiroki Ishikuro, Makoto Takamiya, Takuya Saraya and Toshiro Hiramoto, "Effects of Body Reverse Pulse Bias on Geometric Component of Charge Pumping Current in FD SOI MOSFETs," *Proc. IEEE Int. SOI Conf.*, pp. 79-80, 1998.
- [30] MEDICI User's Manual, *Synopsis*.
- [31] W. J. Tsai, C. C. Yeh, N. K. Zous, C. C. Liu, S. K. Cho, Tahui Wang, S. Pan, and Chih-Yuan Lu, "Positive Oxide Charge-Enhanced Read Disturb in a Localized Trapping Storage Flash Memory Cell," *IEEE Trans. Electron Devices*, pp. 434-439, 2004.
- [32] F. Schmidlin, "Enhanced Tunneling Through Dielectric Films due to Ionic Defects," *J. Appl. Phys.*, Vol. 37, pp. 2823-2832, 1966.
- [33] Anirban Roy, Reza Kazerounian, Adam Kablanian, and Boaz Eitan, "Substrate Injection Induced Program disturb – A New Reliability Consideration for Flash-EPROM Arrays," *Reliability Phys. Symp. Annual Proc.*, pp. 68-75, 1992.
- [34] C. C. Yeh, W. J. Tsai, T C. Lu, H. Y. Chen, H. C. Lai, N. K. Zous, Y. Y. Liao, G. D. You, C. C. Liu, F. H. Hsu, L. T. Huang, W. S. Chiang, C. J. Liu, C. F. Cheng, M. H. Chou, C. H. Chen, Tahui Wang, Wenchi Ting, Sam Pan, Joseph Ku, and Chih-Yuan .Lu, "Novel Operation Schemes to Improve Device Reliability in a Localized Trapping Storage SONOS-type Flash Memory Cells," *IEDM Tech. Dig.*, pp. 173-176, 2003.
- [35] T. Wang, N. K. Zous, J. L. Lai, and C. Huang, "Hot Hole Stress Induced Leakage Current Trancient in Tunnel Oxides," *IEEE Elect. Dev. Lett.*, Vol.19, pp. 411-413, 1998.
- [36] Paolo Cappelletti, Carla Golla, Piero Olivo, and Enrico Zanoni, *Flash Meomories*, Kluwer Academic Publishers, 1999
- [37] K. K. Hung, P. K. Ko, Chenming Hu, and Yiu Chung Cheng, "Random Telegraph Noise of Deep-Submicrometer MOSFET's," *IEEE Elect. Dev. Lett.*, Vol. 11, pp.90-92, 1990.
- [38] P. Fang, Kwok K. Hung, Ping K. Ko, and Chenming Hu, "Hot-Electron-Induced Traps Studied Through the Random Telegraph Noise," *IEEE Elect. Dev. Lett.*, Vol. 12, pp.273-275, 1991.
- [39] Ming-Horn Tsai, Hirotaka Muto, and T. P. Ma, "Random Telegraph Signals Arising from Fast Interface States in Metal-SiO2-Si Transistors," *Appl. Phys. Lett.*, Vol. 10, pp. 1691-1693, 2001.
- [40] Ming-Horn Tsai, T. P. Ma, "The Impact of Device Scaling on the Current Fluctuation in MOSFET's," *IEEE Trans. Electron Devices*, Vol. 41, pp.2061-2068, 1994.
- [41] Ming-Horn Tsai, T. P. Ma, and Terence B. Hook, "Channel Length Dependence of Random Telegraph Signal in Sub-Micron MOSFET's," *IEEE Elect. Dev. Lett.*, Vol. 15, pp.504-506, 1994.
- [42] Jun-Wei Wu, J. C. Kuo, Kai-Lin Chiu, Chih-Chang Cheng, W. Y. Lien, G. W. Huang, and Tahui Wang, "Modeling of Pocket Implant Effect on Drain Current Flicker Noise in High Performance Analog CMOS Devices," *Ext. Abst. Conf. Solid State Devices and Materials*, pp. 416-417, 2003.
- [43] Akiko Ohata, Akira Toriumi, Masao Iwase, and Kenji Natori, "Observation of Random Telegraph Signals: Anomalous Nature of Defects at the Si/SiO2 Interface," *J. Appl. Phys.*, Vol. 6, pp. 200-204, 1990.

# 简<br>图<br>*图*

姓名: 王銘德

性別: 男

生日: 民國 69 年 11 月 9 日

籍貫: 台灣台北縣

地址: 台北縣中和市連城路 117 號

學歷:國立清華大學工程與系統科學系 87.9-91.6

國立交通大學電子工程研究所碩士班 91.9-93.6

碩士論文題目:



氮化矽記憶元件內電荷分佈與可靠性分析

Localized Charge Distribution and Read Current Noise in Nitride Storage Flash Cells