## 以準分子雷射結晶與非晶矽間隙壁結構製作 高遷移率複晶矽薄膜電晶體之研究

學生: 呂健豪

指導教授:鄭晃忠 博士

國立交通大學電子工程學系暨電子研究所碩士班

#### 摘 要

#### and the second

以準分子雷射結晶製作的低溫複晶矽薄膜電晶體已經被視為目前最有 潛力去實現在一塊平面顯示器的玻璃基板上,整合進包含平面顯示器驅動 電路、電源供應、輸入輸出介面及訊號處理電路等數位邏輯。毫無疑問地, 這將導致外部元件的數量和面積驟減,因此整個系統的重量可以更輕,厚 度可以更薄。然而,由於隨機的成核點和雷射能量密度的製程窗口很窄, 以準分子雷射結晶製作的傳統式低溫複晶矽薄膜電晶體在元件特性方面, 特別是小尺寸元件的均勻性表現很差。除此之外,準分子雷射波與波的變 異性亦造成元件跟元件間有著極大的差異。傳統式元件的場效遷移率太低 以致於在高電流應用方面不敷使用也是另外一個需要改善的問題。

因此,在此論文中我們想出一些新的方法去解決上述的問題,亦即以 準分子雷射結晶分別與兩種非晶矽間隙壁結構製作複晶矽薄膜電晶體。由 可控制的成核點所形成的週期性晶粒成長同時實現了高場效遷移率和好的 均勻性。由於大尺寸晶粒的均勻分佈,新的非晶矽間隙壁結構不但能增進 小尺寸元件的特性,也能適用於製作大尺寸元件。

i

### Study on High-Mobility Polycrystalline Silicon Thin Film Transistors Fabricated by Excimer Laser Crystallization with Amorphous Silicon Spacer Structure

Student : Jian-Hao Lu

Advisor : Dr. Huang-Chung Cheng

Department of Electronics Engineering & Institute of Electronics National Chiao Tung University

#### **ABSTRACT**



Low temperature polycrystalline silicon thin film transistors (LTPS TFTs) fabricated by excimer laser crystallization have been regarded as the most promising way to achieve digital logic, including flat panel display driver and power supplies, I/O interfaces, and signal processing circuitry, to be integrally formed on the same glass substrate as a flat panel display. The foregoing fulfillment, undoubtedly, will result in dramatic reductions in component mounting area and the number of external parts, and is also expected to contribute to lighter weights and thinner profiles in assembled systems. However, the conventional ELC LTPS TFTs are poor in uniformity of device characteristics especially for small dimension devices owing to the random nucleation sites and the narrow process window of laser energy density. Besides, the pulse-to-pulse variation of excimer laser also led to device-to-device variation. And the field effect mobility of conventional device is too low to be high current applications.

In this thesis, we devised novel methods of solving the problems above-mentioned, that is, poly-Si TFTs fabricated by excimer laser crystallization with two kinds of a-Si spacer structures. High field effect mobility combined with good uniformity was achieved by periodic grain growth of controlled nucleation sites. Owing to uniform distribution of large grain size, the novel a-Si spacer structures can not only improve performance of small dimension devices but also apply to fabrication of large dimension ones.



#### 誌 謝

首先,感謝我的父母二十多年來對我的栽培,由於他們無怨無悔的付出,使我能夠順利完成碩士學位,僅以此論文獻給我最敬愛的雙親,呂禮 興先生與蘇麗雲女士。

感謝我的論文指導教授鄭晃忠博士,在論文研究與為人處世方面的指 導,都使我獲益良多。

感謝實驗室學長、同學與學弟妹們的陪伴,使我兩年的碩士生涯過得 可以說是多彩多姿。其中特別感謝常鼎國學長於實驗上的幫忙,許多困難 棘手的問題都因此迎刃而解。另外感謝蔡春乾學長於實驗中的熱心協助, 在最後的緊要關頭實為天降甘霖。

感謝林家彬學長於製程上的幫忙,使我的實驗結果可以更加地完善。 另外對於曾經在國立交通大學奈米中心與國家奈米元件實驗室一同打拼的 學長、同學們,感謝你們的相互砥礪,此論文才能如期完成。

感謝國立交通大學奈米中心與國家奈米元件實驗室提供優良的設備與 研究環境,尤其要感謝徐台鳳小姐、林傳丁先生、彭兆光先生、蔣秋芬小 姐及徐秀鑾小姐在製程與設備上的鼎力相助。

最後再次感謝所有曾經幫助過我、支持過我或關心過我的學長、同學 及朋友們,你們的恩惠我都會點滴在心頭。

iv

# **Contents**

Abstract (Chinese)	i
Abstract (English)	ii
Acknowledgments (Chinese)	iv
Contents	V
Table Lists	viii
Figure Captions	ix

Chap	oter 1 Introduction
1.1	Overview of Low Temperature Poly-Si (LTPS) TFTs1
1.2	Crystallization Methods of Poly-Si Thin Films2
1.3	Motivation

# Chapter 2 Low Temperature Polycrystalline Silicon Thin Film Transistors Fabricated by Excimer Laser Crystallization.....5

2.1	Crystallization Mechanism of Excimer-Laser-Irradiated a-Si Thin	
	Films	5
2.2	Conventional LTPS TFTs Fabricated by Excimer Laser	
	Crystallization	6
2.3	Device-to-Device Variations of Conventional LTPS TFTs	7

	2.3.1 Dependence of Field Effect Mobility on Laser Energy Density7
	2.3.2 Dependence of Field Effect Mobility on Device Dimension8
	2.3.3 Dependence of Threshold Voltage on Laser Energy Density8
	2.3.4 Dependence of Threshold Voltage on Device Dimension9
2.4	Controlled Grain Growth without Pre-patterned a-Si Thin Films10
	2.4.1 Phase-modulated method10
	2.4.2 Light-shield plate10
2.5	Summary11

Cha	pter 3	Material Analysis of Polycrystalline Silicon Thin Fi	lms
		Fabricated by Excimer Laser Crystallization with	
		Amorphous Silicon Spacer Structure	12
3.1	Speci	men Preparation for Material Analysis	12
3.2	Resul	ts and Discussion	13
	3.2.1 \$	SEM observation	13
	3.2.2 A	AFM observation	14
3.3	Sumn	nary	14

Chapter 4	er 4 Polycrystalline Silicon Thin Film Transistors Fabricated by
	Amorphous Silicon Spacer Structure with Pre-patterned
	Nitride Layer15
4.1	Experimental Procedure15

4.2	Results and Discussion	.17
	4.2.1 Small dimension devices	.17
	4.2.2 Large dimension devices	.20
4.3	Summary	.22

## 

Chapter 6	Conclusion	.3	3
-----------	------------	----	---

References	
Vita	

**Publication Lists** 

## **Table Lists**

### **Chapter 4**

- Table 4-1Electrical characteristics of ELC poly-Si TFT with 50nm height<br/>a-Si spacer structure for different device dimension and<br/>conventional counterpart
- Table 4-2Electrical characteristics of ELC poly-Si TFT with 100nm height<br/>a-Si spacer structure for different device dimension and<br/>conventional counterpart
- Table 4-3Electrical characteristics of ELC poly-Si TFT with 50nm and<br/>100nm height a-Si spacer structure for different device dimension
- Table 4-4Electrical characteristics of ELC poly-Si TFT with 50nm height<br/>a-Si spacer structure and W/L=10mm/10mm for different a-Si<br/>spacer distance and conventional counterpart
- Table 4-5Electrical characteristics of ELC poly-Si TFT with 50nm height<br/>a-Si spacer structure and W/L=20mm/20mm for different a-Si<br/>spacer distance and conventional counterpart

### Chapter 5



Table 5-1	Electrical characteristics of ELC LTPS TFT with 50nm height a-Si
	spacer structure for different device dimension and conventional
	counterpart
Table 5-2	Electrical characteristics of ELC poly-Si TFT with 50nm height
	a-Si spacer structure for different pre-patterned layer and device
	dimension
Table 5-3	Electrical characteristics of ELC LTPS TFT with 50nm height a-Si
	spacer structure and W/L=10mm/10mm for different a-Si spacer
	distance and conventional counterpart
Table 5-4	Electrical characteristics of ELC LTPS TFT with 50nm height a-Si

Table 5-4Electrical characteristics of ELC LTPS TFT with 50nm height a-S1spacer structure and W/L=20mm/20mm for different a-Si spacerdistance and conventional counterpart

# **Figure Captions**

## Chapter 2

Fig. 2-1	The setup of excimer laser crystallization
Fig. 2-2	Partially melted regime (low energy density regime)
Fig. 2-3	Completely melted regime (high energy density regime)
Fig. 2-4	Near-completely melted regime (super lateral growth regime)
Fig. 2-5	Process flowchart of conventional ELC LTPS TFT
Fig. 2-6(a)	Dependence of field effect mobility on laser energy density of
	100nm conventional ELC LTPS TFTs for W/L=10mm/10mm at
	RT
Fig. 2-6(b)	Dependence of field effect mobility on laser energy density of
	100nm conventional ELC LTPS TFTs for W/L=10mm/10mm
	with substrate heating to 400°C
Fig. 2-7(a)	Dependence of field effect mobility on laser energy density of
	50nm conventional ELC LTPS TFTs for W/L=10mm/10mm at
	RT
Fig. 2-7(b)	Dependence of field effect mobility on laser energy density of
	50nm conventional ELC LTPS TFTs for W/L=10mm/10mm with
	substrate heating to 400°C
Fig. 2-8(a)	Dependence of field effect mobility on device dimension of
	100nm conventional ELC LTPS TFTs at RT
Fig. 2-8(b)	Dependence of field effect mobility on device dimension of
	100nm conventional ELC LTPS TFTs with substrate heating to
	400°C
Fig. 2-9(a)	Dependence of field effect mobility on device dimension of 50nm
	conventional ELC LTPS TFTs at RT
Fig. 2-9(b)	Dependence of field effect mobility on device dimension of 50nm
	conventional ELC LTPS TFTs with substrate heating to 400°C
Fig. 2-10(a	Dependence of threshold voltage on laser energy density of
	100nm conventional ELC LTPS TFTs for W/L=10mm/10mm at
	RT
Fig. 2-10(t	b) Dependence of threshold voltage on laser energy density of
	100nm conventional ELC LTPS TFTs for W/L=10mm/10mm
	with substrate heating to 400°C

- Fig. 2-11(a) Dependence of threshold voltage on laser energy density of 50nm conventional ELC LTPS TFTs for W/L=10mm/10mm at RT
- Fig. 2-11(b) Dependence of threshold voltage on laser energy density of 50nm conventional ELC LTPS TFTs for W/L=10mm/10mm with substrate heating to 400°C
- Fig. 2-12(a) Dependence of threshold voltage on device dimension of 100nm conventional ELC LTPS TFTs at RT
- Fig. 2-12(b) Dependence of threshold voltage on device dimension of 100nm conventional ELC LTPS TFTs with substrate heating to 400°C
- Fig. 2-13(a) Dependence of threshold voltage on device dimension of 50nm conventional ELC LTPS TFTs at RT
- Fig. 2-13(b) Dependence of threshold voltage on device dimension of 50nm conventional ELC LTPS TFTs with substrate heating to 400°C
- Fig. 2-14 The phase-modulated method
- Fig. 2-15 The calculated intensity distribution as a function of the phase difference
- Fig. 2-16 The exhibition of the relationship between normalized intensity distributions and the distance from phase-shift mask to the sample
- Fig. 2-17 The 2-D controlled grain growth by means of phase-shift mask
- Fig. 2-18 The concept of large grain growth with graded excimer laser energy density
- Fig. 2-19 The graded laser energy density resulted from the light-shield plate
- Fig. 2-20 The 2-D controlled grain growth by means of light-shield plate

Manna Manna

## Chapter 3

- Fig. 3-1 Process flowchart of specimen preparation for material analysis
- Fig. 3-2 SEM of ELC poly-Si thin film with 50nm height a-Si spacer structure
- Fig. 3-3 SEM of ELC poly-Si thin film with 100nm height a-Si spacer structure
- Fig. 3-4 AFM of 50nm height a-Si spacer structure
- Fig. 3-5 AFM of 100nm height a-Si spacer structure
- Fig. 3-6 AFM of ELC poly-Si thin film with 50nm height a-Si spacer structure
- Fig. 3-7 AFM of ELC poly-Si thin film with 100nm height a-Si spacer structure

## Chapter 4

Fig. 4-1	Process flowchart of a-Si spacer structure with pre-patterned nitride layer
Fig. 4-2 Fig. 4-3(a)	Process flowchart of ELC poly-Si TFT with a-Si spacer structure Transfer characteristics of ELC poly-Si TFT with 50nm height a-Si spacer structure for W/L=2mm/2mm and conventional counterpart
Fig. 4-3(b)	Output characteristics of ELC poly-Si TFT with 50nm height a-Si spacer structure for W/L=2mm/2mm and conventional counterpart
Fig. 4-4(a)	Transfer characteristics of ELC poly-Si TFT with 50nm height a-Si spacer structure for W/L=3mm/3mm and conventional counterpart
Fig. 4-4(b)	Output characteristics of ELC poly-Si TFT with 50nm height a-Si spacer structure for W/L=3mm/3mm and conventional counterpart
Fig. 4-5(a)	Transfer characteristics of ELC poly-Si TFT with 50nm height a-Si spacer structure for W/L=4mm/4mm and conventional counterpart
Fig. 4-5(b)	Output characteristics of ELC poly-Si TFT with 50nm height a-Si spacer structure for W/L=4mm/4mm and conventional counterpart
Fig. 4-6(a)	Transfer characteristics of ELC poly-Si TFT with 50nm height a-Si spacer structure for W/L=5mm/5mm and conventional counterpart
Fig. 4-6(b)	Output characteristics of ELC poly-Si TFT with 50nm height a-Si spacer structure for W/L=5mm/5mm and conventional counterpart
Fig. 4-7	Dependence of field effect mobility on laser energy density of ELC poly-Si TFT with 50nm height a-Si spacer structure for W/L=2mm/2mm and conventional counterpart
Fig. 4-8(a)	Transfer characteristics of ELC poly-Si TFT with 100nm height a-Si spacer structure for W/L=2mm/2mm and conventional counterpart
Fig. 4-8(b)	Output characteristics of ELC poly-Si TFT with 100nm height a-Si spacer structure for W/L=2mm/2mm and conventional counterpart
Fig. 4-9(a)	Transfer characteristics of ELC poly-Si TFT with 100nm height a-Si spacer structure for W/L=3mm/3mm and conventional counterpart

Fig. 4-9(b)	Output characteristics of ELC poly-Si TFT with 100nm height a-Si spacer structure for W/L=3mm/3mm and conventional
	counterpart
Fig. 4-10(a)	Transfer characteristics of ELC poly-Si TFT with 100nm height a-Si spacer structure for W/L=4mm/4mm and conventional
Fig. 4-10(b)	Output characteristics of ELC poly-Si TFT with 100nm height a-Si spacer structure for W/L=4mm/4mm and conventional
Fig. 4-11(a)	Transfer characteristics of ELC poly-Si TFT with 100nm height a-Si spacer structure for W/L=5mm/5mm and conventional counterpart
Fig. 4-11(b)	Output characteristics of ELC poly-Si TFT with 100nm height a-Si spacer structure for W/L=5mm/5mm and conventional counterpart
Fig. 4-12(a)	The diagram of periodic grain growth for large dimension devices applications
Fig. 4-12(b)	The periodic grain growth for large dimension devices after gate electrode formation
Fig. 4-13(a)	Transfer characteristics of ELC poly-Si TFT with 50nm height and 2mm distance a-Si spacer structure for W/L=10mm/10mm and conventional counterpart
Fig. 4-13(b)	Output characteristics of ELC poly-Si TFT with 50nm height and 2mm distance a-Si spacer structure for W/L=10mm/10mm and conventional counterpart
Fig. 4-14(a)	Transfer characteristics of ELC poly-Si TFT with 50nm height and 2.5mm distance a-Si spacer structure for W/L=10mm/10mm and conventional counterpart
Fig. 4-14(b)	Output characteristics of ELC poly-Si TFT with 50nm height and 2.5mm distance a-Si spacer structure for W/L=10mm/10mm and conventional counterpart
Fig. 4-15(a)	Transfer characteristics of ELC poly-Si TFT with 50nm height and 3mm distance a-Si spacer structure for W/L=10mm/10mm and conventional counterpart
Fig. 4-15(b)	Output characteristics of ELC poly-Si TFT with 50nm height and 3mm distance a-Si spacer structure for W/L=10mm/10mm and conventional counterpart
Fig. 4-16(a)	Transfer characteristics of ELC poly-Si TFT with 50nm height and 4mm distance a-Si spacer structure for W/L=10mm/10mm and conventional counterpart
Fig. 4-16(b)	Output characteristics of ELC poly-Si TFT with 50nm height and 4mm distance a-Si spacer structure for W/L=10mm/10mm and conventional counterpart

- Fig. 4-17(a) Transfer characteristics of ELC poly-Si TFT with 50nm height and 2mm distance a-Si spacer structure for W/L=20mm/20mm and conventional counterpart
- Fig. 4-17(b) Output characteristics of ELC poly-Si TFT with 50nm height and 2mm distance a-Si spacer structure for W/L=20mm/20mm and conventional counterpart
- Fig. 4-18(a) Transfer characteristics of ELC poly-Si TFT with 50nm height and 2.5mm distance a-Si spacer structure for W/L=20mm/20mm and conventional counterpart
- Fig. 4-18(b) Output characteristics of ELC poly-Si TFT with 50nm height and 2.5mm distance a-Si spacer structure for W/L=20mm/20mm and conventional counterpart
- Fig. 4-19(a) Transfer characteristics of ELC poly-Si TFT with 50nm height and 3mm distance a-Si spacer structure for W/L=20mm/20mm and conventional counterpart
- Fig. 4-19(b) Output characteristics of ELC poly-Si TFT with 50nm height and 3mm distance a-Si spacer structure for W/L=20mm/20mm and conventional counterpart
- Fig. 4-20(a) Transfer characteristics of ELC poly-Si TFT with 50nm height and 4mm distance a-Si spacer structure for W/L=20mm/20mm and conventional counterpart
- Fig. 4-20(b) Output characteristics of ELC poly-Si TFT with 50nm height and 4mm distance a-Si spacer structure for W/L=20mm/20mm and conventional counterpart



## Chapter 5

Fig. 5-1 The comparison of two a-Si spacer structures Fig. 5-2 Process flowchart of a-Si spacer structure with pre-patterned TEOS oxide layer Fig. 5-3 Process flowchart of ELC LTPS TFT with a-Si spacer structure Fig. 5-4(a) Transfer characteristics of ELC LTPS TFT with 50nm height a-Si spacer structure for W/L=2mm/2mm and conventional counterpart Output characteristics of ELC LTPS TFT with 50nm height a-Si Fig. 5-4(b) spacer structure for W/L=2mm/2mm and conventional counterpart Fig. 5-5(a) Transfer characteristics of ELC LTPS TFT with 50nm height a-Si spacer structure for W/L=3mm/3mm and conventional counterpart

Fig. 5-5(b)	Output characteristics of ELC LTPS TFT with 50nm height a-Si spacer structure for W/L=3mm/3mm and conventional counterpart
Fig. 5-6(a)	Transfer characteristics of ELC LTPS TFT with 50nm height a-Si spacer structure for W/L=4mm/4mm and conventional counterpart
Fig. 5-6(b)	Output characteristics of ELC LTPS TFT with 50nm height a-Si spacer structure for W/L=4mm/4mm and conventional
Fig. 5-7(a)	Transfer characteristics of ELC LTPS TFT with 50nm height a-Si spacer structure for W/L=5mm/5mm and conventional counterpart
Fig. 5-7(b)	Output characteristics of ELC LTPS TFT with 50nm height a-Si spacer structure for W/L=5mm/5mm and conventional counterpart
Fig. 5-8(a)	Dependence of field effect mobility on laser energy density of ELC LTPS TFT with 50nm height a-Si spacer structure for W/L=2mm/2mm and substrate heating to 400°C
Fig. 5-8(b)	Dependence of threshold voltage on laser energy density of ELC LTPS TFT with 50nm height a-Si spacer structure for W/L=2mm/2mm and substrate heating to 400°C
Fig. 5-9(a)	Transfer characteristics of ELC LTPS TFT with 50nm height and 2mm distance a-Si spacer structure for W/L=10mm/10mm and conventional counterpart
Fig. 5-9(b)	Output characteristics of ELC LTPS TFT with 50nm height and 2mm distance a-Si spacer structure for W/L=10mm/10mm and conventional counterpart
Fig. 5-10(a)	Transfer characteristics of ELC LTPS TFT with 50nm height and 2.5mm distance a-Si spacer structure for W/L=10mm/10mm and conventional counterpart
Fig. 5-10(b)	Output characteristics of ELC LTPS TFT with 50nm height and 2.5mm distance a-Si spacer structure for W/L=10mm/10mm and conventional counterpart
Fig. 5-11(a)	Transfer characteristics of ELC LTPS TFT with 50nm height and 3mm distance a-Si spacer structure for W/L=10mm/10mm
Fig. 5-11(b)	Output characteristics of ELC LTPS TFT with 50nm height and 3mm distance a-Si spacer structure for W/L=10mm/10mm and conventional counterpart
Fig. 5-12(a)	Transfer characteristics of ELC LTPS TFT with 50nm height and 4mm distance a-Si spacer structure for W/L=10mm/10mm and conventional counterpart

- Fig. 5-12(b) Output characteristics of ELC LTPS TFT with 50nm height and 4mm distance a-Si spacer structure for W/L=10mm/10mm and conventional counterpart
- Fig. 5-13(a) Transfer characteristics of ELC LTPS TFT with 50nm height and 2mm distance a-Si spacer structure for W/L=20mm/20mm and conventional counterpart
- Fig. 5-13(b) Output characteristics of ELC LTPS TFT with 50nm height and 2mm distance a-Si spacer structure for W/L=20mm/20mm and conventional counterpart
- Fig. 5-14(a) Transfer characteristics of ELC LTPS TFT with 50nm height and 2.5mm distance a-Si spacer structure for W/L=20mm/20mm and conventional counterpart
- Fig. 5-14(b) Output characteristics of ELC LTPS TFT with 50nm height and 2.5mm distance a-Si spacer structure for W/L=20mm/20mm and conventional counterpart
- Fig. 5-15(a) Transfer characteristics of ELC LTPS TFT with 50nm height and 3mm distance a-Si spacer structure for W/L=20mm/20mm and conventional counterpart
- Fig. 5-15(b) Output characteristics of ELC LTPS TFT with 50nm height and 3mm distance a-Si spacer structure for W/L=20mm/20mm and conventional counterpart
- Fig. 5-16(a) Transfer characteristics of ELC LTPS TFT with 50nm height and 4mm distance a-Si spacer structure for W/L=20mm/20mm and conventional counterpart
- Fig. 5-16(b) Output characteristics of ELC LTPS TFT with 50nm height and 4mm distance a-Si spacer structure for W/L=20mm/20mm and conventional counterpart