# 國立交通大學

電子工程學系 電子研究所碩士班

# 碩士論文

TaSi<sub>x</sub>Ny薄膜對銅原子擴散之阻障特性 Barrier Properties of TaSi<sub>x</sub>Ny Thin Films

# against Cu Diffusion

研 究 生 : 林信宏

指 導教 授:陳茂傑

中華民國九十三年七月

# TaSixNy薄膜對銅原子擴散之阻障特性

# Barrier Properties of TaSi<sub>x</sub>N<sub>y</sub> Thin Films against Cu Diffusion

研究生 :林信宏

Student : Hsin-Hung Lin

指導教授:陳茂傑

Advisor : Mao-Chieh Chen

國立交通大學



Submitted to Department of Electronics Engineering & Institute of Electronics College of Electrical Engineering and Computer Science National Chiao Tung University in Partial Fulfillment of the Requirements for the Degree of

the Degree

Master

in

Electronics Engineering July 2004 Hsinchu, Taiwan, Republic of China

isinend, furwan, republic of ening

中華民國九十三年七月

## 氮化鉭矽薄膜對銅原子擴散之阻障特性

研究生:林信宏 指導教授:陳茂傑

### 國立交通大學

### 電子工程學系 電子研究所碩士班

### 摘 要

本論文主要包含兩部分。第一部份探討以TaSi2 靶材在氮(N2)/氮(Ar)混合氣體中 濺鍍沈積、厚度為 10 奈米之氮化鉭矽(TaSixNv)的擴散阻障特性; 第二部份探討在濺 A BILLER 鍍沈積之TaSixNy阻障層作後續處理,對於阻障層之擴散阻障能力的改善,其中後續處 理的方式包括氮氣熱退火、氮氣電漿處理、以及氮氣熱退火結合氮氣電漿處理。吾人 利用「銅/阻障層/p+n」接面二極體在氦氣中熱退火處理後測得之電性劣化情形來評 估阻障層對銅原子擴散之阻障特性。實驗結果顯示,在N2/Ar流量比為15到20%的N2/Ar 混合氣體中濺鍍所得之TaSixNv(15~20%)阻障層具有最佳的擴散阻障特性。厚度 10 奈 米的TaSi<sub>x</sub>N<sub>v</sub>(15%)阻障層,可使「銅/阻障層/p<sup>+</sup>n」接面二極體在 450℃熱退火後仍然 保有原來的電特性。經過氦氣熱退火處理(500℃,30分鐘)的阻障層,其「銅/阻障層 /p<sup>+</sup>n」接面二極體的熱穩定溫度可達到 500℃; 而經過氮氣電漿處理(150W, 10 分鐘) 之TaSi<sub>x</sub>N<sub>v</sub>(15%),則可使接面二極體的熱穩定溫度提升到 550℃。結合上述兩項後續 處理,即氮氣熱退火處理後接著作氮氣電漿處理,可得一最佳阻障層,使接面二極體 的熱穩定溫度進一步提升到 600℃。阻障層特性的改善主要是因為氮氣熱退火處理對

於在濺鍍沈積TaSixNy阻障層時所產生的局部性缺陷具有修補的作用;而氮氣電漿處理 則可以在阻障層表面形成富有氮原子的表面層,藉由氮原子之填塞在晶粒邊界和局部 缺陷,可阻斷銅原子的擴散路徑。



# Barrier Properties of TaSi<sub>x</sub>N<sub>y</sub> Thin Films against Cu Diffusion

**Student: Hsin-Hung Lin** 

Advisor: Mao-Chieh Chen

Institute of Electronics Department of Electronics Engineering National Chiao Tung University

#### Abstract

This thesis studies the barrier property of 10-nm-thick  $TaSi_x$ -based  $TaSi_xN_y$  layers sputter deposited from a  $TaSi_2$  target in various  $N_2/Ar$  mixing gases, using electrical measurement on Cu/TaSi\_xN\_y/p<sup>+</sup>-n junction diodes as well as various techniques of material analysis. The study also includes the barrier capability improvement of the thin  $TaSi_xN_y$  layer by various post-deposition treatments, including N<sub>2</sub>-thermal-annealing, N<sub>2</sub>-plasma-treatment and N<sub>2</sub>-thermal-annealing followed by N<sub>2</sub>-plasma-treatment on the surface of the barrier layer.

It was found that the TaSi<sub>x</sub>N<sub>y</sub> film sputter deposited in a N<sub>2</sub>/Ar gas mixture with the N<sub>2</sub>/Ar flow ratio of 15 to 20% has the most efficient barrier property. The Cu/TaSi<sub>x</sub>N<sub>y</sub>/p<sup>+</sup>-n junction diodes with this optimal 10-nm-thick TaSi<sub>x</sub>N<sub>y</sub> barrier layer were able to remain stable after thermal annealing at temperatures up to 450°C. The post-deposition N<sub>2</sub>-thermal-annealing at 500°C for 30min made the TaSi<sub>x</sub>N<sub>y</sub>(15%) layer (sputter deposited in N<sub>2</sub>/Ar mixed ambient with the N<sub>2</sub>/Ar flow ratio of 15%) capable of raising the thermally stable temperature of the

Cu/TaSi<sub>x</sub>N<sub>y</sub>(15%)/p<sup>+</sup>-n junction diodes up to 500°C. With 150W N<sub>2</sub>-plasma-treatment for 10min on the TaSi<sub>x</sub>N<sub>y</sub>(15%) barrier layer, the Cu/TaSi<sub>x</sub>N<sub>y</sub>(15%)/p<sup>+</sup>-n junction diodes were able to remain thermally stable at temperatures up to 550°C. Moreover, the combined post-deposition-treatment of N<sub>2</sub>-thermal-annealing followed by N<sub>2</sub>-plasma-treatment resulted in the most efficient barrier property, making the Cu/TaSi<sub>x</sub>N<sub>y</sub>(15%)/p<sup>+</sup>-n junction diodes capable of remaining stable at temperatures up to 600°C. The improvement in the diffusion barrier property may be attributed to the healing of localized defects in the reactively sputter deposited TaSi<sub>x</sub>N<sub>y</sub> layer by the post-deposition N<sub>2</sub>-thermal-annealing, and the formation of a nitrogen rich surface layer by N<sub>2</sub>-plasma-treatment such that nitrogen atoms are stuffed into the

grain boundaries and localized defects, thus obstructing the diffusion paths of Cu atoms.



#### 誌謝

我想,我不曾也不會再遇到一位這麼好的老師了。恕我無法用三 言兩語表達出這樣的感覺,唯有真正親身體驗了,才會了解什麼叫做 決決學者的風範,什麼才是「人師」的表率。老師對學生講話的神情 與態度、老師對學生的支持、包容與耐心、老師在論文上的字字珠璣, 是我碩士班兩年的另一個重大的收穫。學生再一次對老師獻上最誠摯 的感謝之意,在未來的日子,我也將帶著老師的身教及言教走在人生 大道上。

除此之外也要特別感謝吳世全博士的支持與包容,讓我得以順利 完成碩士學業。謝謝奈米中心的諸位助理與技術員,有了你們辛苦的 維護實驗設備及適時的援助,才讓我得以完成許多重要的實驗;感謝 清大貴儀中心的余勝德先生、蔡靜雯小姐、原科中心的林義焜先生以 及張廖貴術老師在材料分析上的協助,讓本論文能更加完整。

#### 獨學而無友,則孤陋而寡聞

在 629 的日子讓我又多認識了一群不同的人,小鐵學長的直 爽、有原則,讓我對獅子座的人有了不同的想法;吳偉豪學長的認真 與執著,一直是 629 的一股清流;王超群學長的熱心展現了客家人的 傳統美德;感謝以上三位學長對我的指導與協助,尤其是王超群學長 在 SEM 上了的鼎力相助,不僅增加了本論文的相關佐證,也為冰冷的 實驗數據增添了些許的美感。依秀的自娛娛人、親切大方的待人態 度,使得南投除了好山好水以外,也出了這麼一個討人喜歡的人;安 志的樂天與泰然的行事風格,總是讓人覺得天塌下來會有人撐著;宇 國的熱心與精湛的球技,證明宜蘭的確是最適合人居住的地方;阿國 學長的才華與行事效率,讓我了解世上原來有這種人存在;賴祐生學 長對機台的了解以及拿板手的架勢,是別人學不來的。感謝 629 的所 有夥伴,你們讓我再一次體會,每個人都是一座豐富的寶庫。

還要特別感謝一群好朋友和室友,嘉欣、昕璋、慶宗、全一、盈 彰、阿伯、水欽和育周;床頭的瑩窗夜語、尋找美食的樂趣、踏青旅 行的歡樂時光,這一切豐富了我近兩年甚至是近六年的精華歲月;如 果沒有這些朋友,我想我一定會變成一個古怪、孤僻、不得人緣的傢 伙。還有其他這一路相伴、互相幫助的好友,原諒我無法再此一一詳 述,只能對你們說一聲謝謝。

最後,家人的支持一直是我背後一股強大的力量;我想只有我和 姊姊了解父母親拉拔我們長大、完成學業的含辛茹苦,沒有任何東西 可以與你們所做的一切互相比擬,謝謝你們。也感謝姐姐在生活上的 關心、一路上的扶持,甚至支助我完成學業,我們的姊弟情誼大概會 這樣持續到老了。

#### 來日後會相與期,去去莫遲疑

雨年前的此時,以不捨的心情告別了南台灣的艷陽;而今,相同 的辱暑,一樣是別離,但我無法說服自己擁有徐志摩的瀟灑,雲彩片 片,已長留我心。在無塵衣的穿脫之間,在每週三凌晨的星月所投射 的身影之下,在 629 的夕陽景致中,在所有好友的陪伴之下,兩年的 日子像風一樣過去了。我不確定以後還能不能有這麼單純的學生生 活,但是這麼一段曾經經歷過、擁有過的年少歲月,大概不會再出現 了。再見了,我親愛的師長和朋友。



Abstract (Chinese)	I
Abstract (English)	III
Acknowledge	V
Contents	VIII
Table Captions	X
Figure Captions	XI
Chapter 1 Introduction	1
1.1 The Needs of Diffusion Barrier in ULSI	1
1.2 Ideal Diffusion Barrier	
1 3 TaSi N Barrier	····· <u>-</u> 2
1.4 Thesis Organization	3
1.4 Thesis Organization	
Chapter 2 Experimental Procedure	5
2.1 Samples Preparation	
2.2 Electrical Measurement	
2.3 Material Analyses	7
Chapter 3 Barrier Property of Sputter Deposited TaSi <sub>x</sub> N <sub>y</sub> with Var Nitrogen Contents	<b>ious</b> 10
3.1 Introduction	10
3.2 Physical Property of Sputter Deposited TaSi <sub>x</sub> N <sub>y</sub> Films	10
3.3 Electrical Measurements	11
3.4 Material Analyses	13
3.4.1 Sheet Resistance Measurements	13
3.4.2 XRD Analyses	
3 4 3 SEM Observation	15
3 4 4 AFS Analyses	13
3 5 Summary	,
5.5 Summa y	•••••••••••••••••••

Chapter 4 Improvement of TaSi <sub>x</sub> N <sub>y</sub> Barrier Property by Post-depos	sition
Plasma Treatment and Thermal Annealing	33
4.1 Introduction	
4.2 Property of TaSi <sub>x</sub> N <sub>y</sub> after Post-Deposition Treatment	
4.3 Electrical Measurements	35
4.4 Material Analyses	
4.4.1 Sheet Resistance Measurements	
4.4.2 XRD Analyses	
4.4.3 SEM Observation	
4.4.4 AES Analyses	
4.5 Summary	
Chapter 5 Conclusion	55



# **Table Captions**

## Chapter 3

- Table 3-1Composition of  $TaSi_xN_y$  films sputter deposited in  $N_2$ /Ar mixed<br/>gases made of various  $N_2$ /Ar flow ratios.
- Table 3-2Thermal stability temperature ( $^{\circ}$ C) for TaSi\_xN\_y barrier layers<br/>sputter deposited in various N2/Ar mixed gases determined by<br/>different techniques of measurements and analyses.

## Chapter 4

- Table 4-1Composition of TaSiN-based diffusion barrier with and without<br/>post-deposition treatments.
- Table 4-2Thermal stability temperature (°C) of TaSiN-based diffusion<br/>barriers in Cu/barrier/Si structure determined by electrical<br/>measurement and various techniques of material analysis.



# **Figure Captions**

## Chapter 2

**Figure 2-1** Schematic cross sections of (a)  $Cu/p^+$ -n and (b)  $Cu/barrier/p^+$ -n junction diodes.

### Chapter 3

- **Figure 3-1** Resistivity vs.  $N_2$ /Ar flow ratio for the as-deposited TaSi<sub>x</sub>N<sub>y</sub> films.
- Figure 3-2 Percentage of sheet resistance change vs. annealing temperature for the  $TaSi_xN_y(100nm)/Si$  samples with the  $TaSi_xN_y$  film sputter deposited in N<sub>2</sub>/Ar mixed gas made of various N<sub>2</sub>/Ar flow ratios.
- **Figure 3-3** Histograms showing the statistical distribution of reverse bias leakage current density for (a)  $Cu/p^+$ -n and(b)  $Cu/TaSi_xN_y(0\%)/p^+$ -n junction diodes annealed at various temperatures for 30min.
- Figure 3-4Histograms showing the statistical distribution of reverse bias leakage<br/>current density for (a)  $Cu/TaSi_xN_y(5\%)/p^+-n$ , (b)<br/> $Cu/TaSi_xN_y(10\%)/p^+-n$ , (c)  $Cu/TaSi_xN_y(15\%)/p^+-n$ , (d)<br/> $Cu/TaSi_xN_y(20\%)/p^+-n$ , and (e)  $Cu/TaSi_xN_y(25\%)/p^+-n$  junction<br/>diodes annealed at various temperatures for 30min.
- Figure 3-5Percentage of sheet resistance change vs. annealing temperature for<br/>the Cu/TaSi\_xN\_y/Si samples with the TaSi\_xN\_y film sputter deposited in<br/>a N\_2/Ar gas mixture of various N\_2/Ar flow ratios.
- **Figure 3-6** XRD spectra for (a)  $TaSi_xN_y(0\%)/Si$  and (b)  $TaSi_xN_y(15\%)/Si$  samples annealed at various temperatures. Both  $TaSi_xN_y$  layers have a thickness of 100 nm.
- Figure 3-7 XRD spectra for (a) Cu/Si, (b) Cu/TaSi<sub>x</sub>N<sub>y</sub>(0%)/Si, (c) Cu/TaSi<sub>x</sub>N<sub>y</sub>(15%)/Si, and (d) Cu/TaSi<sub>x</sub>N<sub>y</sub>(25%)/Si samples annealed at various temperatures.

- **Figure 3-8** Top view SEM showing surface morphology for the Cu/barrier/Si samples annealed at various temperatures, with the barrier of (a)  $TaSi_xN_y(0\%)$ , (b)  $TaSi_xN_y(5\%)$  (c)  $TaSi_xN_y(10\%)$ , (d)  $TaSi_xN_y(15\%)$ , (e)  $TaSi_xN_v(20\%)$ , and (f)  $TaSi_xN_v(25\%)$ .
- **Figure 3-9** AES depth profiles of Cu/TaSi<sub>x</sub>N<sub>y</sub>(25%)/Si samples (a) as-deposited, (b)  $400^{\circ}$ C - and (c)  $450^{\circ}$ C - annealed.
- Figure 3-10AES depth profiles of Cu/TaSi $_xN_y(15\%)$ /Si samples (a) as-deposited,<br/>(b)  $450^{\circ}$ C and (c)  $500^{\circ}$ C annealed.

### **Chapter 4**

Figure 4-1Percentage of sheet resistance change vs. annealing temperature for<br/>the three post-deposition-treated  $TaSi_xN_y/Si$  samples. The  $TaSi_xN_y$ <br/>layer is 100 nm in thickness.

a shiller

- Figure 4-2 XRD spectra for the as-prepared and  $800^{\circ}$ C-annealed (a) TaSi<sub>x</sub>N<sub>y</sub>(A)/Si and (b) TaSi<sub>x</sub>N<sub>y</sub>(C)/Si samples. The TaSi<sub>x</sub>N<sub>y</sub> layers are 100 nm in thickness.
- **Figure 4-3** SEM micrographs showing surface morphology of the  $TaSi_xN_y(A)/Si$  sample (a) as-prepared and (b) 800°C -annealed.

1896

- **Figure 4-4** Histograms showing the statistical distribution of reverse bias leakage current density for (a)  $Cu/TaSi_xN_y(A)/p^+-n$ , (b)  $Cu/TaSi_xN_y(B)/p^+-n$ , and (c)  $Cu/TaSi_xN_y(C)/p^+-n$  junction diodes annealed at various temperatures for 30min.
- Figure 4-5 Percentage of sheet resistance change vs. annealing temperature for the  $Cu/TaSi_xN_y/Si$  samples with the  $TaSi_xN_y$  layer being treated separately with three different post-deposition treatments.
- **Figure 4-6** XRD spectra for (a)  $Cu/TaSi_xN_y(A)/Si$ , (b)  $Cu/TaSi_xN_y(B)/Si$ , and (c)  $Cu/TaSi_xN_y(C)/Si$  samples annealed at various temperatures.

- **Figure 4-7** Top view and cross sectional view SEM micrographs for the Cu/barrier/Si samples annealed at various temperatures with a barrier layer of (a)  $TaSi_xN_v(A)$ , (b)  $TaSi_xN_v(B)$ , and (c)  $TaSi_xN_v(C)$ .
- Figure 4-8Top view and oblique view SEM micrographs for the Cu/barrier/Si<br/>samples annealed at 800°C with a barrier layer of (a)  $TaSi_xN_y(A)$ , (b)<br/> $TaSi_xN_y(B)$ , and (c)  $TaSi_xN_y(C)$ .
- Figure 4-9AES depth profiles of Cu/TaSi\_xN\_y(A)/Si sample (a) as-fabricated, and<br/>(b)  $550^{\circ}$ C and (c)  $600^{\circ}$ C annealed. The Cu-electrode was removed<br/>before the AES analysis.
- Figure 4-10AES depth profiles of Cu/TaSi\_xN\_y(C)/Si sample (a) as-fabricated, and<br/>(b)  $600^{\circ}$ C and (c)  $650^{\circ}$ C annealed. The Cu-electrode was removed<br/>before the AES analysis.



### **Chapter 1**

### Introduction

### **1.1** The Needs of Diffusion Barrier in ULSI

The devices feature size in Si-based integrated circuits is continuously reduced due to the needs of faster circuit speed, higher chip functionality and lower per-chip cost. However, as the devices feature size is scaled down to sub-quarter-micrometer, the electromigration and RC time delay of the interconnect wires in integrated circuits become the major challenging issues. Unfortunately, the conventionally used Al and Al-alloys are not able to meet these challenges because of their poor electromigration resistance and moderate electrical resistivity (2.67  $\mu\Omega$ -cm for Al and higher than 3  $\mu\Omega$ -cm for Al-alloys) [1-4]. Therefore, an alternative material having a lower electrical resistivity and superior electromigration resistance is of great interest [5].

Cu is an attractive material because of its lower electrical resistivity (1.7 $\mu\Omega$ -cm) and higher electromigration resistance compared to Al and Al-alloys [6]. However, Cu diffuses fast in Si substrate and forms Cu-Si compounds at temperatures as low as 200°C [7]. Moreover, Cu is a deep-level dopant in Si [8], which affects the effective doping concentration, lowers the minority carrier lifetime, and increases the junction leakage current. In addition, Cu drifts readily in SiO<sub>2</sub> under accelerated electric field and adheres poorly to dielectrics [9]. Therefore, a thin film layer functioning as an adhesion/diffusion barrier that can

prevent Cu from contaminating the device is indispensable in the Cu metallization scheme.

#### **1.2 Ideal Diffusion Barrier**

When a material is deposited onto another material, the interdiffusion between these two materials maybe accelerated during the subsequent heat treatment. By inserting a third material between these two materials, the undesirable interdiffusion between them can be dramatically retarded. The third material is so called a diffusion barrier. Generally, diffusion may happen at free surface, along grain boundaries and dislocations, or in the interior of crystal [10]. When one atom diffuses through the diffusion barrier, the most possible fast diffusion paths are along grain boundaries and dislocations.

The requirements for ideal diffusion barrier are listed as follows [11].

- 1. The barrier material should have a good adhesion with both layers.
- 2. The barrier should not react with each layer.
- 3. The interdiffusion of the two layers through the barrier should be low.
- 4. The barrier should have a low contact resistance.
- 5. The barrier should be resistant to thermal and mechanical stress.
- 6. The thermal expansion coefficient of the barrier should be compatible with that of both layers.
- 7. The barrier should have a good electrical as well as thermal conductivity

### **1.3** TaSi<sub>x</sub>N<sub>y</sub> Barrier

Due to the scaling of ULSI devices to dimensions below 0.13  $\mu$ m, future barriers have to be effective even at a very low film thickness in order to avoid diffusion of Cu into the dielectric and the Si regions. A large number of Cu diffusion barriers have been investigated [12-20]; among them, particular interest has been focused on the refractory metals and their nitrides, including Cr(N), Ti(N), Ta(N), and W(N), because of their high melting points, high thermal stability, good adhesion to dielectrics, and good electrical conductivity. Recently, Ta(N) films are the most commonly used Cu diffusion barriers. However, the Ta(N) films may become polycrystalline at temperatures above 450°C [21], and the grain boundaries can act as fast diffusion paths for Cu. Another Ta-based material, TaSi<sub>x</sub>N<sub>y</sub>, has also been found to be an efficient diffusion barrier because of its amorphous state up to temperatures as high as 900°C [22-26]. Without grain boundaries in the barrier layer, it can serve as a very efficient barrier against Cu diffusion.

In this thesis, we investigate the barrier capability of very thin  $TaSi_xN_y$  layer with a thickness of 10 nm. The  $TaSi_xN_y$  thin films were sputter deposited using a  $TaSi_2$  target in an  $Ar/N_2$  ambient with various  $Ar/N_2$  ratios. The optimum composition of the  $TaSi_xN_y$  film is to be determined with regard to the best barrier property. This is to be followed by investigating the effects of plasma treatment and thermal annealing on the efficiency of the  $TaSi_xN_y$  barrier.

### **1.4 Thesis Organization**

There are five chapters in this thesis. Following the introduction in

chapter 1, experimental procedures in detail are described in chapter 2. Chapter 3 contains the studies on the barrier properties of 10-nm-thick  $TaSi_xN_y$  layers sputter deposited using a  $TaSi_2$  target with various nitrogen flow rates. Chapter 4 deals with the improvement of  $TaSi_xN_y$  barrier properties by post deposition plasma treatment and thermal annealing. Finally, conclusions of this thesis study are given in Chapter 5.



### **Chapter 2**

### **Experimental Procedure**

### 2.1 Samples Preparation

The barrier properties of TaSi<sub>x</sub> and TaSi<sub>x</sub>N<sub>y</sub> films were investigated using a structure of Cu/barrier/p<sup>+</sup>-n junction diodes. The starting materials the samples used for preparation were n-type, phosphorus-doped, (100) oriented silicon wafers with a nominal resistivity of 4-7  $\mu\Omega$ -cm. After RCA standard cleaning, the wafers were thermally oxidized to grow a 500-nm-thick oxide layer in a pyrogenic steam ambient at 1050°C. Active regions with area sizes of 300×300, 500×500, and 1000×1000  $\mu m^2$  were defined using the conventional photo lithographic technique and chemical wet etching. Then a screen oxide of 20 nm thickness was thermally grown in a dry oxygen ambient at 950  $^{\circ}$ C. The p<sup>+</sup>-n junctions were formed by BF<sub>2</sub><sup>+</sup> implantation at 40keV to a dose of  $3 \times 10^{15}$  cm<sup>-2</sup> followed by furnace annealing at 900°C for 30min in N<sub>2</sub> ambient.

After the junctions were formed, the screen oxide was removed using a BOE solution, followed by a rinse in DI water for 5 min and spin dried. Subsequently, the wafers were divided into four groups for the preparation of the following devices: (a) Cu/TaSi<sub>x</sub>/p<sup>+</sup>-n, (b) Cu/TaSi<sub>x</sub>N<sub>y</sub>/p<sup>+</sup>-n, (c) Cu/TaSi<sub>x</sub>N<sub>y</sub>(A,B,C)/p<sup>+</sup>-n, and (d) Cu/p<sup>+</sup>-n junction diodes. In this study, a DC magnetron sputtering system with a base pressure below  $2 \times 10^{-6}$  Torr was used for the deposition of the barrier layers. Both  $TaSi_x$  and  $TaSi_xN_y$  films were sputter deposited at a sputtering power of 150 watts to a thickness of 10 nm using a  $TaSi_2$  target without intentional substrate heating and bias. The  $TaSi_x$  films were sputtered in an Ar ambient at a pressure of 7.6 mTorr; the flow rate of Ar sputtering gas was kept at 24 sccm. On the other hand, the  $TaSi_xN_y$  films were reactively sputtered in a gas mixture of Ar and N<sub>2</sub> at the same pressure of 7.6 mTorr; various N<sub>2</sub>/Ar flow ratios (5, 10, 15, 20 and 25% separately) with the Ar flow rate kept constant at 24 sccm were used to make the Ar/N<sub>2</sub> gas mixture. Prior to each sputter deposition, the target was cleaned by pre-sputtering with the shutter closed for 15min.

For the preparation of Cu/TaSi<sub>x</sub>N<sub>y</sub>(A,B,C)/ $p^+$ -n junction diodes, the samples were separated into three groups according to different plasma/thermal treatments on TaSi<sub>x</sub>N<sub>y</sub> surfaces: (a) N<sub>2</sub>-plasma treatment, (b) thermal annealing in  $N_2$ , and (c) thermal annealing in  $N_2$  followed by The N<sub>2</sub>-plasma treatment was performed for N<sub>2</sub>-plasma treatment. 10min with a plasma power of 150 watts at a gas pressure of 385 mTorr with N<sub>2</sub> flow rate of 200 sccm and at a substrate temperature of  $100^{\circ}$ C. The thermal annealing was performed in N<sub>2</sub> ambient at a temperature of 500°℃ for 30min. Therefore, a very thin Ta-Si-N layer was supposedly formed on the surface of the  $TaSi_xN_y$  layer. Finally, Cu films of 200 nm thickness were sputter deposited on all samples using a pure Cu target in an Ar ambient at a pressure of 7.6 mTorr, and the Cu-electrode was defined by lift-off technique. For comparison, thermal stability of the  $Cu/p^+$ -n junction diode without any barrier layer was also investigated. The schematic cross sections of the Cu-electrode  $p^+n$  junction diodes with and without a barrier layer are illustrated in Fig. 2-1.

#### **2.2 Electrical Measurement**

To investigate the thermal stability of the Cu/barrier/p<sup>+</sup>-n junction diodes, the diodes were thermally annealed in N<sub>2</sub> flowing furnace for 30min at various temperatures ranging from 300 to 800°C. At the end of thermal annealing, the annealed samples were pulled out slowly from the furnace so as to prevent the undesirable thermal stress. Leakage current of the junction diodes was measured at a reverse bias of -5V using an HP-4145B semiconductor parameters analyzer. The active area sizes of the measured diodes were  $300\times300$ ,  $500\times500$ , and  $1000\times1000 \ \mu m^2$ , and at least 15 randomly chosen diodes were measured in each case.

# 2.3 Material Analyses

For the material analyses, unpatterned samples of Cu/Si and Cu/barrier/Si structures were also prepared, in which the barrier represents  $TaSi_x$ ,  $TaSi_xN_y$ , or  $TaSi_xN_y(A,B,C)$  layer. These samples were processed in the same process run with the patterned samples of junction diodes. Various techniques and apparatus were used for the material analyses. Rutherford backscattering spectrometry (RBS) was used to determine the composition of barrier films. Four point probe was used for sheet resistance measurement. X-ray diffraction (XRD) analysis was used to identify the crystalline phase. Scanning electron microscopy (SEM) was used to observe the surface morphology of the material samples before and after annealing at various temperatures. Auger emission spectroscopy (AES) was used to measure the elemental depth profiles. Before the AES analysis, the Cu layer was removed using

dilute HNO<sub>3</sub> solution (10 vol.%).





Fig. 2-1 Schematic cross sections of (a)  $Cu/p^+$ -n and (b)  $Cu/barrier/p^+$ -n junction diodes.