

# Contents

中文摘要.....	I
ABSTRACT.....	II
誌謝.....	III
CONTENT.....	IV
LIST OF TABLES .....	VI
LIST OF FIGURES .....	VII
<b>Chapter 1 Introduction</b> .....	<b>1</b>
1.1 Overview of xDSL systems .....	1
1.2 Motivation.....	1
1.3 Organization of the Thesis .....	2
<b>Chapter 2 Concept of Discrete Multi-tone</b> .....	<b>3</b>
2.1 Characteristics of the Transmission Environment .....	3
2.1.1 Attenuation of the Twisted Pair.....	3
2.1.2 Additive White Gaussian Noise.....	5
2.1.3 Crosstalk .....	6
2.1.4 Radio Frequency Interference.....	6
2.1.5 Impulse Noise .....	7
2.2 DMT Basics .....	7
2.2.1 Continuous-time DMT Model .....	8
2.2.2 Discrete-time DMT Model.....	10
2.2.3 Guard Interval and Cyclic Extension.....	11
2.2.4 Bit Loading .....	13
<b>Chapter 3 Physical Layer Specification of DMT-based VDSL</b> .....	<b>15</b>
3.1 System Parameters and Requirements .....	15
3.2 Link Activation Procedures and Frame Formats .....	16
3.2.1 Handshake Procedures.....	17
3.2.2 Training State .....	17
3.2.3 Channel Analysis and Exchange State.....	19
3.3 Transceiver Architecture .....	20
3.3.1 Transmitter .....	20
3.3.2 Receiver .....	21
3.3.2.1 Symbol Synchronization.....	21
3.3.2.2 Sampling Timing Acquisition .....	25

3.3.2.3 Channel Estimation.....	28
3.3.2.4 Sampling Timing Tracking .....	30
<b>Chapter 4 Evaluation of Clock Synchronization Techniques</b>	<b>32</b>
4.1 The Effect of Sample Clock Frequency Offset .....	32
4.1.1 Continuous-time Sample Timing Correction .....	37
4.1.2 Discrete-time Sample Timing Correction .....	37
4.1.3 Frequency Domain Correction.....	38
4.1.4 Hybrid Time/Frequency Domain Correction .....	39
4.1.5 Comparisons of Sample Timing Correction Methods .....	39
4.2 Interpolator Designs.....	40
4.2.1 Continuous-time Resampling on Reconstructed Signals.....	42
4.2.1.1 Windowed Sinc Delay Interpolator.....	42
4.2.1.1.1 Rectangular Windowed Sinc Delay Interpolator .....	43
4.2.1.1.2 Hamming Windowed Sinc Delay Interpolator.....	44
4.2.1.1.2 Kaiser Windowed Sinc Delay Interpolator and Chebyshev Window Sinc Delay Interpolator .....	45
4.2.1.2 Polynomial-based Interpolation .....	47
4.2.4.1 Lagrange interpolation .....	47
4.2.4.2 Spline Interpolation.....	48
4.2.4.3 B-Spline Interpolation.....	49
4.2.2 Discrete-time Over-sampling Approach .....	51
4.2.3 Frequency Responses of Various Interpolator Designs.....	53
<b>Chapter 5 Simulations and Comparisons</b>	<b>57</b>
5.1 Simulation Environment .....	57
5.2 Mean Phase Square Errors and Magnitude Distortion Ratios .....	58
5.3 Computational Complexity .....	61
5.3.1 Polyphase Structure.....	61
5.3.2 Farrow Structure .....	61
5.4 Performance Evaluation of the Whole System .....	66
5.5 Fixed-point Simulations.....	67
<b>Chapter 6 Conclusion</b>	<b>70</b>
<b>References</b>	<b>71</b>

## List of Tables

---

Table 2.1 The Amateur Radio Bands Recognized by ANSI	7
Table 3.1 Parameters and requirements for ANSI VDSL standard	15
Table 5.1 Parameters of the simulation environment	58
Table 5.2 Farrow coefficients $C_{m,n}$ of 3rd-order approximating polynomials for several interpolators with $L=4$ : (a) Cubic Lagrange; (b) Cubic B-spline; (c) General least-squares; (d) Equiripple approximation	63
Table 5.3 Computational complexities per sample of cubic Lagrange and cubic B-spline interpolator	64
Table 5.4 Achievable bit-rates of various interpolators and channel conditions	66
Table 5.5 Word length of each node in the receiver	68
Table 5.6 Achievable bit-rates of various interpolators	69



## List of Figures

---

Figure 2.1 (a) Power spectral densities of VDSL#1	4
Figure 2.1 (b) Impulse responses of VDSL#1	4
Figure 2.1 (c) Power spectral densities of VDSL#5, VDSL#6 and VDSL#7	5
Figure 2.1 (d) Impulse responses of VDSL#5, VDSL#6 and VDSL#7	5
Figure 2.2 Illustration of Near-end and Far-end Crosstalk	6
Figure 2.3 Continuous-time DMT model	8
Figure 2.4 Spectral of DMT sub-carriers	9
Figure 2.5 Discrete-time DMT model	11
Figure 2.6 Received time-domain DMT signal with empty GI	11
Figure 2.7 A continuous-time domain DMT symbol with non-empty GI	12
Figure 2.8 A discrete-time domain DMT symbol with cyclic extension in GI	12
Figure 2.9 An example of bit allocation versus tone index	14
Figure 3.1 Band allocation plan of ANSI DMT VDSL	16
Figure 3.2 Overview of DMT VDSL initialization procedures	16
Figure 3.3 Time line of training state [4]	18
Figure 3.4 Time line of channel analysis & exchange state [4]	20
Figure 3.5 Transmitter architecture of a VDSL system	21
Figure 3.6 Receiver architecture of a VDSL system	21
Figure 3.7 A symbol boundary detector under large clock offset	24
Figure 3.8 Outputs of the N-delay, (N-1)-delay and (N+1)-delay correlators	24
Figure 3.9 Phase rotations versus tone index under incorrect symbol synchronization	25
Figure 3.10 Architecture for sampling timing acquisition	26
Figure 3.11 Residual clock offset in the acquisition phase and tracking phase	27
Figure 3.12 A 2 <sup>nd</sup> -order loop filter	28
Figure 3.13 A simple block diagram of LMS adaptive FEQ	29
Figure 3.14 The equalized 1024-QAM DMT signal	30
Figure 3.15 Receiver architecture for the tracking of sampling timing	31
Figure 4.1 Sampling frequency mismatch between transmitter side and receiver side	33
Figure 4.2 The constellation of the received 64-QAM data after FFT over 2 VDSL symbols with 4096 tones under clock offset of 2 ppm (a) and 4 ppm (b), respectively.	35
Figure 4.3 Phase rotations of symbol 1, 2, 3 versus tone index under 100 ppm clock offset	36
Figure 4.4 Phase rotations of tone 40, 80 and 120 versus symbol index under 100 ppm	

clock offset	36
Figure 4.5 Continuous-time sample timing correction	37
Figure 4.6 Discrete-time sample timing correction	38
Figure 4.7 Frequency-domain sample timing correction	39
Figure 4.8 Hybrid time/frequency-domain correction	39
Figure 4.9 An ideal delay system	40
Figure 4.10 Impulse response of a sinc interpolator with the delay (a) $D=0.0$ (b) $D=0.3$	43
Figure 4.11 A causal interpolation FIR with $L=7$ and $D=3.3$	44
Figure 4.12 Trade-offs between main-lobe width and side-lobe amplitude of a Kaiser window (a) and a Chebyshev window (b)	46
Figure 4.13 Various window functions and their frequency responses	46
Figure 4.14 Lagrange Interpolation	47
Figure 4.15 Cubic Spline Interpolation	49
Figure 4.16 Construction of B-splines	49
Figure 4.17 A cubic B-spline interpolator with (a) $D=2$ and (b) $D=2.3$	51
Figure 4.18 Digital LTI $N$ -times over-sampling	51
Figure 4.19 Original form of a polyphase interpolator (a), a more efficient version (b) and an equivalent polyphase interpolator with an output commutator (c)	52
Figure 4.20 Windowed Sinc FD FIR filters: (a) Rectangular window; (b) Hamming window; (c) Kaiser window; (d) Chebyshev window	55
Figure 4.21 Various FD FIR filters: (a) General least-squares approximation; (b) Equiripple approximation; (c) Lagrange interpolation; (d) Cubic B-spline interpolation	56
Figure 5.1 The VDSL transceiver architecture	57
Figure 5.2 (a) The MSE of phase delay and (b) the MDR of each 4-tap interpolator	60
Figure 5.3 The Farrow structure of an interpolator	62
Figure 5.4 Farrow structure for cubic Lagrange interpolator	65
Figure 5.5 Farrow structure for cubic B-spline interpolator	65
Figure 5.6 Simulated fixed-point receiver architecture	68