

# Bibliography

[1] IEEE Std. 802.11a-1999, Wireless LAN Medium Access Control and Physical Layer specifications: High-speed physical layer in the 5GHz band.

[2] IEEE Std. 802.11g-2003, Wireless LAN Medium Access Control and Physical Layer specifications: Further Higher Data Rate Extension in the 2.4GHz band.

[3] BERNARD SKLAR, “Digital Communications Fundamentals and Applications Second edition”, Prentice Hall.

[4] Richard van Nee and Ramjee Prasad, “OFDM Wireless Multimedia Communications”, Artech House, Boston , London, 2000.

[5] A.J Viterbi “Error Bounds for Convolutional Codes and Asymptotically Optimum decoding algorithm”, IEEE Tran. Info. Theory, vol. IT-13, no.2, pp.260-269. Apr, 1967.

[6] Y. Y. xin, W. J. xiang, L. F. chang and Y. Y. zheng, “VLSI design and implementation of high-speed Viterbi decoder”, Communications, Circuits and Systems and West Sino Expositions, IEEE 2002 International Conference on, Volume: 1, 29 June-1 July 2002.

[7] Y. Jiang, Y. Tang, Y. Wang, Swamy and M.N.S., “A trace-back-free Viterbi decoder using a new survival path management algorithm”, Circuits and Systems,

2002. ISCAS 2002. IEEE International Symposium on, Volume: 1, 26-29 May 2002.

[8] El-Dib, D.A., Elmasry and M.I., “Modified Register-Exchange Viterbi Decoder for Low-Power Wireless Communications”, Circuits and Systems I: Regular Papers, IEEE Transactions on [see also Circuits and Systems I: Fundamental Theory and Applications, IEEE Transactions on], Volume: 51, Issue: 2, Feb 2004.

[9] P.J Black and T.H. Meng, “A 140-Mb/s, 32-state, Radix-4 viterbi Decoder”, IEEE J. Solid-State Circuit, vol. 27, no. 12, pp. 1877-1885, Dec. 1992.

[10] A. K. Yeung, and I.M. Rabaey, “A 210Mb/s Radix-4 Bit-level Pipelined Viterbi Decoder”, IEEE Int. Solid-State Circuit Conf., pp. 88-90, 1995.

[11] J. Sparso, H.N. Jorensen, E. Paaske, S. Pedersen, and T.R. Petersen, “An Area-Efficient Topology for VLSI Implementation for Viterbi Decoders and Other Shuffle-Exchange Type Structures”, IEEE J. Solid-State Circuit, vol. 26, no. 2, pp. 90-97, Feb. 1991.

[12] T. Gemmeke, V.S. Gierenz, and T.G. Noll, “Scalable power and area efficient high-throughput Viterbi decoder implementations”, in Proc. 27<sup>th</sup> Eur. Solid State Circuits Conf., pp. 476V479, 2001.

[13] C.C. Lin, C.C. Wu, and C.Y. Lee, “A Low Power and High Speed Viterbi Decoder Chip for WLAN Application”, in Proc. 29<sup>th</sup> Eur. Solid State Circuits Conf.


[14] Cain, J.; Clark, G.; Geist, J., “Punctured convolutional codes of rate(n-1)/n and

simplified maximum likelihood decoding”, Information Theory, IEEE Transactions on , Volume: 25 , Issue: 1 , Jan 1979, Pages:97 – 100

[15] Onyszchuk, I.M., Cheung, K.-M., Collins, O., “Quantization loss in convolutional decoding”, Communications, IEEE Transactions on , Volume: 41 , Issue: 2 , Feb. 1993, Pages:261 – 265

[16] Lee, I., Sonntag, J.L., “A new architecture for the fast Viterbi algorithm”, Communications, IEEE Transactions on, Volume: 51, Issue: 10, Oct. 2003 Pages: 1624 – 1628

[17] Parhi, K.K., “An improved pipelined MSB-first add-compare select unit structure for Viterbi decoders”, Circuits and Systems I: Regular Papers, IEEE Transactions on [see also Circuits and Systems I: Fundamental Theory and Applications, IEEE Transactions on], Volume: 51 , Issue: 3 , March 2004, Pages:504 – 511



[18] Kong, J.J., Parhi, K.K., “Low-Latency Architectures for High-Throughput Rate Viterbi Decoders”, Very Large Scale Integration (VLSI) Systems, IEEE Transactions on , Volume: 12 , Issue: 6 , June 2004, Pages:642 – 651

[19] M.R.G. Butler, S. Armour, P.N. Fletcher, A.R. Nix, D.R. Bull, “Viterbi Decoding Strategies for 5GHz Wireless LAN Systems”, Vehicular Technology Conference, 2001. VTC 2001 Fall. IEEE VTS 54th , Volume: 1 , 2001, Pages:77 - 81 vol.1