

# 國立交通大學

電子工程學系 電子研究所碩士班

## 碩士論文

適用於可攜式腦心監護系統之高能源效率與高整合

8 通道前端類比電路

A Power-Efficient and High-Integrated 8-Channel Front-End IC for  
Portable Brain-Heart Monitoring

研究生： 蔡宗翰

指導教授： 方偉騏 教授

中華民國一〇〇年十二月

適用於可攜式腦心監護系統之高能源效率與高整合

8 通道前端類比電路


A Power-Efficient and High-Integrated 8-Channel Front-End IC for  
Portable Brain-Heart Monitoring

研究生： 蔡宗翰      Student： Chung-Han Tsai

指導教授： 方偉騏      Advisor： Wai-Chi Fang

國立交通大學

電子工程學系 電子研究所碩士班



Submitted to Department of Electronics Engineering & Institute of Electronics  
College of Electrical and Computer Engineering  
National Chiao Tung University

In partial Fulfillment of the Requirements

for the Degree of

Master of Science

in

Electronics Engineering

December 2011

Hsinchu, Taiwan, Republic of China

中華民國一〇〇年十二月

# 適用於可攜式腦心監護系統之高能源效率與高整合

## 8 通道前端類比電路

學生：蔡宗翰 指導教授：方偉騏 教授

國立交通大學電子工程學系 電子研究所碩士班

### 中文摘要

近年來老年人口比例快速增加，全球年齡超過六十五歲以上的人口預計在 2025 年會達到 7.61 億人口。這樣會使社會邁入老年化且會造成醫療照顧等相關問題。因此整合型可攜式照護系統的相關研究成為已經成為近年來的重要課題。本論文中提出一種針對處理多種訊號包括腦電訊號 (EEG)、心電訊號 (ECG) 和擴散光學腦部影像重建 (DOT) 所構成之低功耗高整合型感測電路離型設計，藉此以推動整合型可攜式醫療照護系統的發展。

由於生理電訊號非常微弱，為了使其可以正常被觀察及應用，因此在系統設計上必須準確且不失真地放大該訊號。此微弱的生理電訊號相當容易受外在雜訊干擾，因此在設計上，必須有效減少雜訊造成的影響，而每個生理訊號的電壓範圍不一樣，也必須用不同的方式萃取出來。最後，為了進行即時訊號處理及運用，因此必須把類比訊號轉換成數位訊號。而要把多個設計整合在單晶片且符合高能源效率及高整合度等可攜式儀器的要求，這就是此整合型晶片主要的難度及貢獻。

本論文所提出之 Chopper Differential Difference Amplifier, Adjustable Gain Amplifier, Adjustable Bandwidth Low Pass Filter and Successive Approximation Registers Analog-to-Digital Converter 皆為達此目的所設計。最後此前端電路將會

被使用擷取訊號傳給後端作訊號處理，進一步達到更多功能的生醫系統監測晶片。  
最後，本論文所提出之多通道高整合型與高能源效率之前端類比電路已被設計並  
透過台積電 180 奈米製程下線並完成測試。



關鍵字：腦電訊號、心電訊號、擴散式光學影像重建、整合型生醫系統、可攜式  
系統、前端類比電路

# **A Power-Efficient and High-Integrated 8-Channels Front-End IC for Portable Brain-Heart Monitoring**

**Student: Chung-Han Tsai    Advisor: Wai-Chi Fang**


**Department of Electronics Engineering and Institute of Electronics  
National Chiao Tung University**

## **Abstract**

Proportion aging is increasing rapidly in recent years. The worldwide population of people over the age of 65 has been predicted to become 761 million in this year 2025. Hence, the aging society will have a great demand of health-care system for elders, especially an integrated portable one. In this thesis, a preliminary design of high-integrated and low power consumption for processing multi signals such as electroencephalogram (EEG) signal, electrocardiogram (ECG) signal and diffuse optical tomography (DOT) is presented. The significance of this system is to enable the practical development of integrated portable health-care system for brain-heart monitoring.

As the biomedical signals are weak, it is necessary to amplify them for accurate monitoring. The weak biomedical signals are easily affected by external noise, so the circuit has to reduce the inference of noises. The different biomedical signals have different amplitudes and different bandwidths. Therefore, the circuit also has to deal with these problems. Finally, the biomedical signals are analog signals, but the signals are not only for monitoring but also for signals processing for the most urgent treatment conveniently. So, the analog-to-digital converter cannot be avoided. In other words, it is difficult to integrate these designs on a chip for portable health-care

system. To solve this problem, Chopper Differential Difference Amplifier, Adjustable Gain Amplifier, Adjustable Bandwidth Low Pass Filter and Successive Approximation Registers Analog-to-Digital Converter are presented in this thesis. Finally, the results from this front-end circuit will convey to back-end for digital signal processing to achieve the multi-capability biomedical system monitoring chip. This multi-channel, high integrated and low power consumption has been implemented using TSMC 180 nm CMOS Mixed Signal RF General Purpose Standard Process.



**Keywords :** EEG, ECG, Diffuse Optical Tomography, Integrated Health-Care System, Portable System, Analog Front-End Circuit

## 誌謝

在碩士班的求學過程中，除了學到許多的研究方法與專業知識外，更重要的是學習到正確研究態度。如何從不懂與錯誤中學習與凡是不僅盡心盡力更要小心仔細是十分重要的。我想在此感謝我的指導教授方偉騏教授在研究上的指導，不只交會我專業知識更十分耐心的引導我從未知的領域中找到出路。也感謝國立交通大學提供給我如此優良的學習環境，真的很榮幸能成為國立交通大學電子所的一員。

能夠完成此論文都要感謝我的指導教授方偉騏教授，謝謝方老師特地從NASA回來母校從事教職。方老師不只提供了理想的研究環境與豐富資源，更能提供許多專業的人才可供我詢問專業領域的問題。而且在方老師的指導下，不僅專業領域上的研究，也可學習到如何與別人合作的重要團體合作技巧。另外我要感謝我的口試委員陳科宏教授與黃祥哲教授，有了他們的建議使我的論文更能完善。

同時也感謝實驗室中的學長與學弟，謝宗翰學長常教導我研究上不懂之處，許多心得也是與宗翰學長討論中而得到，實在是讓我學習許多。亦仲學弟也幫忙了我許多研究方面的事情，有了這兩位學長與學弟我的研究論文才能如此完整的呈現。當然，實驗室中其他的學弟們：康適、世揚、偉業、佳慶、敬儒、奕仲、瑞傑、子訓、冠儒、坤智，在學習中也提供了非常大的幫忙。如果之後有需要我幫忙的地方，我也一定回盡全力幫忙。

最後要感謝我的爸爸、媽媽與妹妹所給予的支持與關心使我能在研究時沒有後顧之憂，我才能用這麼多的時間渡過所有難關。

謹以本論文獻給我的家人及所有關心我的師長、同學與朋友們。

# Table of Contents

中文摘要	i
Abstract	iii
誌謝	v
Table of Contents	vi
List of Figures	viii
List of Tables	xiii
<b>Charter 1 Introduction</b>	<b>1</b>
1.1 Healthcare System and Three Common Biomedical Systems	1
1.1.1 Electroencephalogram	2
1.1.2 Electrocardiogram	4
1.1.3 Near-Infrared Spectrogram on Human Tissue	8
1.2 The Important Development of HealthCare System	9
1.3 The Solution of Highly Integrated Healthcare System	11
1.4 Contribution of This Work	11
1.5 Organization of The Thesis	12
<b>Chapter 2 8-Channel Analog Front-End IC</b>	<b>13</b>
2.1 The Architecture of 8-channel Analog Front-End IC	15
2.2 Chopper Differential Difference Amplifier	16
2.3 Operation Amplifier	29
2.4 Adjustable Gain Amplifier	36
2.5 Adjustable Bandwidth Low Pass Filter	38
2.6 Notch Filter	41
2.7 The Architecture of One Signal Channel	43
2.8 The delay of Front-End Circuit	44
2.9 Clock Generator	46



2.10 8-to-1 Multiplexer.....	47
2.11 The Architecture of SAR-ADC.....	49
2.11.1 Introduction to ADC.....	49
2.11.2 Successive Approximation Register Analog to Digital Converter.....	53
2.11.3 Track-and-Hold Circuit.....	53
2.11.4 Comparator.....	55
2.11.5 Digital-to-Analog Converter.....	56
2.11.6 Successive Approximation Register.....	57
2.11.7 Simulation of SAR-ADC.....	59
2.12 Chip Implementation.....	67
2.12.1 Chip Layout.....	67
2.12.2 Package Layout.....	68
2.12.3 Expected Specification.....	68
2.12.4 Die Photo.....	69
<b>Chapter 3 Measurement Environment and Result.....</b>	<b>70</b>
3.1 8-channel Front-End Circuit.....	70
3.2 SAR-ADC.....	75
3.3 Comparisons with Other Work.....	80
<b>Chapter 4 Revised Architectures.....</b>	<b>81</b>
<b>Chapter 5 Conclusion and Future Work.....</b>	<b>83</b>
5.1 Conclusion.....	83
5.2 Future Work.....	85

## Reference

## List of Figures

Figure 1.1	The structure of brain.....	2
Figure 1.2	The normal ECG wave.....	5
Figure 1.3	The theory of ECG generated.....	6
Figure 1.4	The architecture of portable real-time diagnostic system.....	10
Figure 2.1	The architecture of 8-channel front-end IC.....	13
Figure 2.2	The architecture of one channel.....	13
Figure 2.3	The system overview of front-end IC connect to 3 in 1 IC.....	14
Figure 2.4	Portable brain-heart monitoring system overview.....	16
Figure 2.5	The circuit of chopper differential difference amplifier.....	18
Figure 2.6	The circuit of chopper technology.....	19
Figure 2.7	(a) The feedback architecture of CHDDA (b) Using Capacitor feedback to replace the resistor feedback.....	19
Figure 2.8	The control circuit of independent reference voltage.....	21
Figure 2.9	The circuit of chopper technology.....	21
Figure 2.10	Frequency response (a) Pre-Layout-simulation (b) Post-layout-simulation.....	22
Figure 2.11	Common-mode rejection ratios (CMRR) (a) Pre-Layout-simulation (b) Post-layout-simulation.....	22
Figure 2.12	Input common-mode range (ICMR) (a) Pre-Layout-simulation (b) Post-layout-simulation.....	23
Figure 2.13	Slew rate (SR) (a) Pre-Layout-simulation (b) Post-layout-simulation.....	23
Figure 2.14	Input noise (a) Pre-Layout-simulation (b) Post-layout-simulation.....	23
Figure 2.15	Function simulation of CHDDA (a) Pre-Layout-simulation (b) Post-layout-simulation.....	24

Figure 2.16	Independent reference voltage of modified CHDDA.....	24
Figure 2.17	Function simulation of modified CHDDA.....	24
Figure 2.18	The circuit of operation amplifier.....	30
Figure 2.19	Frequency response (a) Pre-Layout-simulation (b) Post-layout-simulation.....	31
Figure 2.20	Common-mode rejection ratios (CMRR) (a) Pre-Layout-simulation (b) Post-layout-simulation.....	31
Figure 2.21	Input common-mode range (ICMR) (a) Pre-Layout-simulation (b) Post-layout-simulation.....	31
Figure 2.22	Slew rate ( <i>SR</i> ) (a) Pre-Layout-simulation (b) Post-layout-simulation.....	32
Figure 2.23	Noise analyses (a) Pre-Layout-simulation (b) Post-layout-simulation.....	32
Figure 2.24	Adjustable gain amplifiers.....	38
Figure 2.25	Simulation of adjustable gain amplifier (a) Pre-simulation (b) Post-simulation.....	38
Figure 2.26	Sallen-Key low pass filter.....	39
Figure 2.27	The architecture of Switch capacitor technology.....	40
Figure 2.28	Switch-capacitor low pass filter.....	40
Figure 2.29	Simulation of EEG Low pass filter (a) Pre-simulation (b) Post-simulation.....	41
Figure 2.30	Simulation of ECG Low pass filter (a) Pre-simulation (b) Post-simulation.....	41
Figure 2.31	Notch Filter.....	42
Figure 2.32	PMOS substitutes resistor.....	42
Figure 2.33	Modified Notch filter.....	43
Figure 2.34	Simulation of Notch Filter (a) Pre-simulation (b) Post-simulation....	43

Figure 2.35	The delay of one channel analog front-end.....	44
Figure 2.36	The delay of multiplexer.....	45
Figure 2.37	Sharing the same signal chain.....	45
Figure 2.38	Eight same signal chain.....	46
Figure 2.39	Non-overlapping clock generator.....	47
Figure 2.40	Non-overlapping clock.....	47
Figure 2.41	Non-overlapping clock delay control.....	47
Figure 2.42	8-to-1 multiplexer.....	48
Figure 2.43	Transmission gate.....	48
Figure 2.44	Two-Slopes ADC.....	50
Figure 2.45	Sigma-Delta ADC.....	51
Figure 2.46	SAR-ADC.....	51
Figure 2.47	Cyclic ADC.....	51
Figure 2.48	Pipeline ADC.....	52
Figure 2.49	Flash ADC.....	52
Figure 2.50	Two-Step ADC.....	52
Figure 2.51	Time-Interleaved ADC.....	53
Figure 2.52	The architecture of SAR-ADC.....	53
Figure 2.53	The architecture of track-and-hold.....	54
Figure 2.54	The simulation of track-and-hold.....	54
Figure 2.55	The architecture of comparator.....	55
Figure 2.56	The simulation of comparator.....	55
Figure 2.57	The architecture of capacitor array.....	57
Figure 2.58	The architecture of successive approximation register.....	57
Figure 2.59	The architecture of block.....	58





Figure 2.60	The simulation of comparator successive approximation registers.....	59
Figure 2.61	The architecture of SAR-ADC.....	59
Figure 2.62	Pre-layout simulation of SAR-ADC AC analysis result ENOB.....	60
Figure 2.63	Post-layout simulation of SAR-ADC AC analysis result ENOB.....	60
Figure 2.64	Pre-layout simulation of SAR-ADC DC analysis result INL, DNL...	61
Figure 2.65	Post-layout simulation of SAR-ADC DC analysis result INL, DNL...	61
Figure 2.66	Pre-layout simulation of SAR-ADC DC Analog and Digital Function.....	64
Figure 2.67	Post-layout simulation of SAR-ADC DC Analog and Digital Function.....	65
Figure 2.68	Pre-layout simulation of SAR-ADC DC Binary Code.....	65
Figure 2.69	Post-layout simulation of SAR-ADC DC Binary Code.....	66
Figure 2.70	The chip layout of 8-channel front-end circuit.....	67
Figure 2.71	The package layout of 8-channel front-end circuit.....	68
Figure 2.72	The chip photo of 8-channel front-end circuit.....	69
Figure 3.1	Measurement environments and machine.....	71
Figure 3.2	Measurement environment and chip test board.....	72
Figure 3.3	The output of CHDDA.....	72
Figure 3.4	The input of ADC.....	73
Figure 3.5	Noise analysis.....	73
Figure 3.6	The analysis of PSRR +.....	74
Figure 3.7	The analysis of PSRR -.....	75
Figure 3.8	Agilent 93000.....	75
Figure 3.9	Successive approximation register analog-to-digital.....	76
Figure 3.10	FFT of Successive approximation register analog-to-digital.....	77


Figure 3.11	DNL of Successive approximation register analog-to-digital.....	77
Figure 3.12	INL of Successive approximation register analog-to-digital.....	78
Figure 3.13	Input and clock.....	78
Figure 3.14	Output of D0~D19.....	79
Figure 4.1	Revised 8-channel front-end architectures.....	81
Figure 4.2	Simulation of revised 8-channel front-end (a) Pre-simulation (b) Post-simulation.....	82
Figure 4.3	Layout of revised 8-channel front-end.....	82
Figure 5.1	Figure 4.1 4-channel front-end extends to 64-channel front-end.....	85



## List of Tables

Table 1.1	The characteristics of EEG activities.....	4
Table 1.2	The characteristics of ECG activities.....	6
Table 1-3	Characteristics of three main types of diffuse optical measurements.....	8
Table 2.1	The sizes of transistors.....	20
Table 2.2	The sizes of devices.....	21
Table 2.3	0°C Pre-Layout-Simulation.....	25
Table 2.4	25°C Pre-Layout-Simulation.....	26
Table 2.5	80°C Pre-Layout-Simulation.....	26
Table 2.6	0°C Post-Layout-Simulation.....	27
Table 2.7	25°C Post-Layout-Simulation.....	28
Table 2.8	80°C Post-Layout-Simulation.....	28
Table 2.9	The size of operation amplifier.....	30
Table 2.10	0°C Pre-Layout-Simulation.....	32
Table 2.11	25°C Pre-Layout-Simulation.....	33
Table 2.12	80°C Pre-Layout-Simulation.....	33
Table 2.13	0°C Post-Layout-Simulation.....	34
Table 2.14	25°C Post-Layout-Simulation.....	35
Table 2.15	80°C Post-Layout-Simulation.....	35
Table 2.16	The operation of successive approximation register.....	58
Table 2.17	Pre-Layout Simulation of SAR-ADC.....	62
Table 2.18	Pre-Layout Simulation of the worst case of SAR-ADC.....	62
Table 2.19	Post-Layout Simulation of SAR-ADC.....	63
Table 2.20	Post-Layout Simulation of the worst case of SAR-ADC.....	63
Table 2.21	Specification of front-end IC.....	68

Table 3.1	Front-End Specification in Simulation and Measurement.....	71
Table 3.2	Measurement Specification of SAR-ADC.....	79
Table 3.3	Comparisons with Other Work.....	80
Table 5.1	The specification of measurement result.....	84





## **Chapter1 Introduction**

In recent years, the rapid increase of the aged population is a worldwide phenomenon and the worldwide population of people over the age of 65 will even be doubled from 1990 to 2025 [1]. In Taiwan, the age of the population has risen from 26 to 36 and the population of people of ages under of 25 has been rapidly decreasing in the past twenty years [2]. This way, most of the elder suffer from chronic ailments [3] and illnesses related to central nervous system (CNS). But the proportion of dual-earner families is increasing, and these families have no time to take care the elders. Therefore, healthcare system plays an important role in the next generation.

### **1.1 Healthcare System and Three Common Biomedical System**

It is necessary to monitor biomedical signals for a long time for a healthcare system. According to the recently studies, the most common biomedical signals for diagnosis are electroencephalogram (EEG) signals and electrocardiogram (ECG) signals. EEG signals are biomedical signals of brains and ECG signals are generated by hearts. There are many studies having shown that combined analyses of EEG and ECG are useful for better disease diagnosis. Signals from brain monitors include not only EEG signals, but also diffuse optical tomography (DOT) signals. Applications of EEG in diagnostic neurology include detection of encephalopathy such epilepsy, seizures, coma, stroke and tumors. DOT is a non-invasive imaging method popularly used to detect breast cancers and to measure blood flow or oxygen saturation. The combination of EEG and DOT for analyses of cognitive rehabilitation and post traumatic stress syndrome was presented in study [4]. Monitoring ECG signals is a way to observe heart rate variability (HRV) and it allows detection of a wide range of heart conditions. EEG and HRV data were jointly analyzed for the automatic detection of seizures in newborns [5] and sleep apnea in hospital patients [6]. In a word, an

integrated brain-heart monitoring SoC solution which has been developed with the advantage of combined analysis of EEG, ECG, and DOT is very useful in a healthcare system. To learn more about a highly integrated SoC chip, it is necessary to explore the properties of three biomedical signals.

### 1.1.1 Electroencephalogram

EEG is the potential change of brain. There are three blocks in a brain, including cerebrum, brainstem, and cerebellum. The function of cerebrum is associated with conscious and the functions of cerebellum are related to balance and voluntary muscle movements. There are some main functions of brainstem. The first one is primitive functions such as controlling heart-beat. It is also an integration center for motor reflexes and thalamus in brainstem is the integration center for sensory system. The structure of brain is shown in Figure 1.




Figure 1.1 The structure of brain

Cerebrum is divided into two blocks, gray matter and white matter. EEG signals are produced from neurons in gray matter and neurons are composed of synapses, dendrite and axon. Acetylcholine, glutamate, and dopamine, which form neurotransmitter, are released from synapses and opens the channel of ion and produces micro current out of a cell. Human cerebral cortex in gray matter contains a large amount of neurons and the micro current may produce potential changes. In the other words, potential changes are composed of the Electrical Rhythms and Transient Discharge.

EEG is a non-invasive tool for recording electrical activity by neurons within brain and it can measure locations, frequency ranges, amplitudes, and waveforms. EEG provides important information about the healthcare status of central nervous system (CNS) [7]. In medical application of neurology, it is common to use EEG to diagnose diseases such as tumor, epilepsy, encephalopathy and brain death.

For example, epilepsy is an abnormal activity of discharge from brain. When epilepsy occurs, a spike will appear and the spike should be monitored to reduce influence of epilepsy attacks. So it is necessary to know the normal EEG. A typical voltage range of EEG signal is about 10  $\mu$ Volt to 100  $\mu$ Volt, and the frequency domain is less than 50 Hz. In addition, there are four major bands of a continuous rhythmic sinusoidal EEG activity. They are recognized as  $\delta$  (delta, below 4Hz),  $\theta$  (theta, 4-8Hz),  $\alpha$  (alpha, 8-12Hz), and  $\beta$  (beta, 12-30Hz), and their characteristics are listed in Table 1.1. (activities below or above these ranges are likely to be considered as artifactual noise, under standard clinical recording techniques)

Table 1.1 The characteristics of EEG activities

Type	Frequency Range (Hz)	Amplitude Range ( $\mu\text{V}$ )	Description
Delta ( $\delta$ )	0~4	50	Delta waves often occur in a deep sleep stage, such as stage 3 or stage 4, and are associated with certain encephalopathies and underlying lesions.
Theta ( $\theta$ )	4~8	Below 20	Theta waves can be seen during hypnagogic states such as trances, hypnosis, deep day dreams, and light sleep and just before falling asleep.
Alpha ( $\alpha$ )	8~12	20~80	Alpha waves are produced from occipital lobe, and are the characteristic of relaxed, alert state of consciousness. It disappears in deep sleeping.
Beta ( $\beta$ )	12~30	Below 20	Beta waves are produced from Frontal and parietal lobes. Beta waves are often associated with active, busy or anxious thinking and active concentration.

### 1.1.2 Electrocardiogram

In a heart muscle cell, electric activation takes place by means of the same mechanism as in a nerve cell. Electrocardiography (ECG) is an interpretation of electrical and muscle activities of heart over time captured and externally recorded by skin electrodes [8]. Electrodes can be used to detect tiny electrical changes on skin that are caused when heart muscle depolarizes and repolarizes for recording ECG. Two electrodes are combined into a number of pairs and the output from each pair is known as a lead. Different types of ECG measurements require different numbers of recorded leads such as 3-lead, 5 lead, and 12-lead ECGs. A 12-lead ECG is one in which 12 different electrical signals are recorded at approximately the same time and will often be used as a one-off recording of ECG, typically printed out as a paper copy.

3-lead and 5-lead ECGs tend to be monitored continuously and viewed only on the screen of an appropriate monitoring device, for example during an operation or whilst a patient is transported in an ambulance.

A normal ECG has P waves, QRS waves, and T waves as shown in Figure 1.2. A P wave is produced by atrial depolarize and a QRS wave is produced by ventricular depolarize. A T wave is produced by ventricular repolarize. Atrial repolarize is much smaller than a QRS wave and it can be ignored, because of the stronger ventricular muscle as shown in Figure 1.3. The three most commonly used intervals are listed in Table 1.2 along with their usages and descriptions.




Figure 1.2 The normal ECG wave




Figure 1.3 The theory of ECG generated

Table 1.2 The characteristics of ECG activities

Interval	Description
RR	Two adjacent R peaks can represent heart rate. Normal heart rate is between 50 bpm to 100 bpm (beat per minute)
PR	<p>It is usually 120 to 200 ms long. A PR interval reflects the time an electrical impulse takes to travel from the sinus node through the AV node and entering the ventricles. PR interval is therefore a good estimate of AV node function.</p> <ul style="list-style-type: none"> <li>● A long PR interval (of over 200 ms) may indicate a first degree heart block. Prolongation can be associated with hyperkalemia or acute rheumatic fever.</li> </ul>

	<ul style="list-style-type: none"> <li>● A short PR interval may indicate a pre-excitation syndrome via an accessory pathway that leads to early activation of the ventricles such as seen in Wolff-Parkinson-White syndrome.</li> <li>● A variable PR interval may indicate other types of heart block.</li> </ul>
QT	A QT interval generally represents electrical depolarization and repolarization of the left and right ventricles. A prolonged QT interval is a risk factor for ventricular tachyarrhythmias and sudden death.

ECG is a noninvasive recording produced by an electrocardiographic device. The bandwidth is from 0 Hz to 150 Hz and the amplitude is about 100uV. Heart rate (HR) is a non-stationary value ; It can vary as the body's need to absorb oxygen and excrete carbon dioxide changes, such as during exercise or sleep. The measurement of heart rate is used by medical professionals to assist in diagnoses and tracking of medical conditions.

Heart rate variation (HRV) is measured as the variation in the beat-to-beat interval and it may contain indicators of current disease, or warnings about impending cardiac diseases. The difference in frequency ranges allows HRV analysis to distinguish sympathetic from parasympathetic contributions evidently [9].

The bandwidth of ECG is from 0 Hz to 150 Hz and amplitude of ECG is about 100uV. Premature ventricular contraction (PVC) can be diagnosed by investigating ECG. There are some causes of arrhythmia such as anxiety, hypoxia, and caffeine. If patients' situations get worse, there may be Ventricular Tachycardia (VT) or Ventricular Fibrillation (VF), and the worst case is possible death.

On the other hand, time-frequency parameters calculated using wavelet transform and extracted from the nocturnal heart period analysis appeared as powerful

tools for obstructive sleep apnoea syndrome diagnosis. Time-frequency domain analysis of the nocturnal HRV using wavelet decomposition could represent an efficient market of obstructive sleep apnoea syndrome [10].

### 1.1.3 Near-Infrared Spectrogram on Human Tissue

It is a kind of non-invasive and real-time radiography and can detect tumors in breast and brain. Diffuse Optical Tomography (DOT) technology has been widely used and studied in recent years. Using an array of near-infrared rays (NIR) source and detector pairs, a map of received light intensities can be established from which the DOT image can be calculated and displayed for medical analysis and diagnosis. DOT can be used to detect oxygenated hemoglobin (HbO) and deoxygenated hemoglobin (Hb) concentration. Therefore, the main application of DOT in clinical is to monitoring oxygen saturation and tumors within brain and breast. There are three types of measurement of the diffused near-infrared light, DOT can be divided into three main categories: the continuous wave (CW), frequency domain and time domain.




Table 1.3 Characteristics of the three main types of diffuse optical measurements

Type	Advantage	Disadvantages
Continuous Wave (CW)	1. Instrument size, weight, and simplicity 2. Low sampling rate 3. Low cost	1. Penetration depth 2. Difficulty to separate absorption and scattering coefficients
	Example Uses : Finger pulse oximeter, functional brain experiments, and cerebral hemorrhage	
Time Domain	1. Spatial resolution	1. Instrument size, and



(TD)	2. Penetration depth  Most accurate separation of absorption and scattering coefficients	weight  2. High sampling rate 3. Stabilization and cooling  Cost
	Example Uses : Imaging cerebral oxygenation and breast imaging	
Frequency Domain (FD)	1. Relative accurate separation of absorption and scattering coefficients  2. Relatively low sampling rate	1. Cost 2. Instrument size weight 3. Penetration DEPTH
	Example Uses : Cerebral and muscle oximetry and breast imaging	

Table 1.3 shows the characteristics of different DOT systems. The advantages of the CW system include high portability, low cost, low power consumption and computation overhead [11]. On the other hand, the volume of the CW-DOT system can be miniaturized and this is the biggest advantage compared to other algorithms. Therefore, the CW-DOT system is the most feasible candidate for hardware implementation. However, little literature has been published on such implementation of CW-DOT signal processing. Most CW-DOT system post-process signals offline by computers [12-13]. This way, portability is out of question. Using the VLSI technology to implement to miniaturize the system will improve the development of DOT.

## 1.2 The Important Development of HealthCare System

System-on-a-chip (SOC) technology has made possible the practical development of many functionally-rich consumer electronic products, for instance, mobile TVs, cell phones, and so on. In recent years, biochip has emerged as another active topic in the field of SOC research, with many new exciting technologies such as DNA-chip,

Electroencephalograph (EEG) and Electrocardiogram (ECG) monitoring chip, etc. currently engaged in the development pipeline. With SOC technology, highly-integrated, low cost and portable biomedical devices can be realized, allowing medical diagnostics typically performed at the hospital to be conducted at the comfort and convenience of the patients' homes.

The realization of portable devices for EEG or ECG recording that allows unrestricted patient mobility is of great relevance to many biomedical applications. Figure 1.4 shows the portable real-time diagnostic system which can detect a user's biomedical signals and transport the data back to a base station system for display and analysis by a doctor or medical technologist.




Figure 1.4 The architecture of portable real-time diagnostic system

The development of portable sensors is highly important in the health care system, particularly in instrumentation for medical diagnostics and detection systems. EEG and ECG signals are both considered to be useful signals for diagnostic system [14]. But all of them are weak signals, and are easily affected by various kinds of noise especially power-line noise. Furthermore, EEG and ECG signals have different amplitudes and bandwidths; therefore, it is necessary to design an adjustable gain factor and bandwidth system which can detect these signals concurrently.

### **1.3 The Solution of Highly Integrated Healthcare System**

In order to develop a portable biosensor that can detect biomedical signals for medical diagnosis, the AFE IC is designed with two properties: low power and support for multiple channels. In this design, a fully integrated eight-channel AFE IC which with four channels for EEG, three channels for ECG and one channel for DOT is proposed. The output of the AFE IC is linked to the back-end for further digital signal processing. This includes ICA, HRV and DOT processing which helps doctors in making more accurate diagnoses.

### **1.4 Contribution of This Work**

The development of portable brain-heart monitoring systems is not only useful in long-term healthcare, but also demanded in an increasing number of researches in the biomedical field [15]. This thesis presents a highly integrated analog front-end (AFE) IC design that helps to realize the idea of new miniaturized portable instruments for monitoring brain-heart biosignals, such as diffuse optical tomography (DOT) signals, electrocardiography (ECG) signals, and electroencephalography (EEG) signals.

An integrated portable system with the ability to wirelessly transmit data to a science station will have the follow advantage :

- Much more comfort for subjects being observed
- Lower chance of inaccurate measurement caused by discomfort
- Short writing for feeble physiological electrical signals
- Lower cost
- Extended applicable range of system

Biomedical signals are acquired from the proposed front-end IC and further processed by the brain-heart monitoring chip which comprises a DOT processor for brain imaging reconstruction, an independent component analysis (ICA) processor for

EEG signal analysis, and a heart rate variability (HRV) analysis processor for ECG signal analysis. The processed data or biomedical signals are then lossless-compressed and sent to a smart phone for real-time display or a science station for further analysis and 3D visualization [16].

## **1.5 Organization of the Thesis**

The organization of this thesis is as follows. In Chapter 2, a low power and high integrated 8-channel analog front-end IC (AFE IC) is provided for home care system. The main amplifier has characteristic of low noise and low power is presented in section 2.2. The operation amplifier of low pass filter and amplifier is show in section 2.3. For a better area efficient IC, the adjustable gain amplifier and adjustable bandwidth low pass filter are presented in section 2.4 and 2.5. To avoid power line noise, the notch filter is shown in section 2.6. There are some problems about signal channel and time delay shown in section 2.7 and section 2.8. The clock generator for chopper differential difference amplifier and low pass filter is shown in section 2.9. Then, the 8-channel shares the same ADC by 8-to-1 multiplexer as shown in section 2.10. In section 2.11, it is talking about a successive approximation register analog-to-digital converter, and the ADC converters biomedical signals to digital signals for signal processing. Finally, the tape-out summary of the designed 8-channel AFEIC using TSMC 0.18UM CMOS Mixed Signal RF General Purpose Standard Process FSG AL 1P6M 1.8&3.3V process technology is presented in section 2.12.

Chapter 3 describes the measurement environment and test result. Finally, the conclusion and future work is given in chapter 4.

## Chapter 2 8-Channel Analog Front-End IC

In this chapter, the design of an 8-channel analog front-end (AFE) IC for portable brain-heart monitoring applications is shown in Figure 2.1. The AFE IC is highly-integrated and employed to detect bio-medical signals such as electroencephalography (EEG) signals, electrocardiography (ECG) signals and diffuse optical tomography (DOT) signals. The developed IC features a fully integrated eight-channel design which includes one channel for DOT, three channels for ECG, and four channels for EEG. Each channel is composed of a chopper differential difference amplifier (CHDDA), a low-pass filter and an analog-to-digital converter (ADC) as shown in Figure 2.2. To consider about time delay for EEG signal processing, independent component analysis (ICA), the architecture of 8-channel AFE used the same seven channels in IC.




Figure 2.1 The architecture of 8-channel front-end IC



Figure 2.2 The architecture of one channel

In order to develop a portable biosensor that can detect signals and to let diseases can be diagnosed accurately. The front-end circuit requires two properties, one is low power and the other is multi-channels. In this design, there is an 8-channel analog front-end circuit which includes four channels for EEG, three channels for ECG and one channel for DOT. Then the front-end circuit is linked to back-end for signal processing as shown in Figure 2.3. The independent component analysis (ICA) engine, heart rate variability (HRV) engine and diffuse optical tomography (DOT) engine can help doctors to diagnose. Finally, biomedical signals are delivered to a science station and a clinic through a universal asynchronous receiver transmitter (UART) and Bluetooth.

The architecture of the system is shown in section 2.1. In order to achieve the goals of lower power, lower noise, and more efficient area utilization, in section 2.2, the circuit of amplifier and the reasons why the system chose this architecture are presented and described in detail. The circuit of the filter is then illustrated in section 2.3 and the circuit of ADC is shown in section 2.4, they are also illustrated in detail. Finally in section 2.5, the tape-out summary of the fabricated chip using TSMC 180nm CMOS technology is presented.




Figure 2.3 The system overview of front-end IC connect to 3 in 1 IC

## 2.1 The Architecture of 8-channel Analog Front-End IC

The development of portable brain-heart monitoring systems is not only useful in long-term healthcare, but also demanded in an increasing number of researches in the biomedical field. A highly integrated AFE IC design is presented in this thesis and the AFE IC helps to realize the idea of new miniaturized portable instruments for monitoring brain-heart bio-medical signals, such as DOT signals, ECG signals, and EEG signals. Figure 2.4 shows the system-on-chip (SoC) based hardware architecture of the wireless portable brain-heart monitoring system presented in study [16]. This system includes a set of multi-channel dry-electrodes [17], a proposed AFE chip, a brain-heart monitoring chip [16], a Bluetooth module, and a smart phone. Biomedical signals are acquired from the proposed front-end IC and further processed by the brain-heart monitoring chip which comprises a diffuse optical tomography (DOT) processor for brain imaging reconstruction, an independent component analysis (ICA) processor for EEG signal analysis, and a heart rate variability (HRV) analysis processor for ECG signal analysis. The processed data or biomedical signals are then lossless-compressed and sent to a smart phone for real-time display or a science station for further analysis and 3D visualization.

In order to achieve the low-power and low-noise AFE IC design goals, a new programmable readout channel is designed for all EEG and ECG channels. This readout channel is composed of a chopper-stabilized differential difference amplifier (CHDDA) [18], an adjustable gain amplifier, and an adjustable low pass filter (LPF). A 10-bit successive approximation register analog-to-digital converter (SAR-ADC) is also employed in conjunction with an analog multiplexer to select a particular bio-medical signal for analog-to-digital conversion. Since the signals are vulnerable, they are easily influenced by various kinds of noise. A modified CHDDA is designed

for rejecting differential electrode offset and common mode disturbance. It solves the DC offset problem of past designs [18-19] by adding an independent and stable DC offset circuit. Furthermore, an adjustable gain amplifier and adjustable bandwidth low pass filter are also designed for adjusting the gain and bandwidth for different signals. This modified LPF design replaces the resistors by switch-capacitor technology to increase the area efficiency [20-21]. The L.P.F. design also achieves the low power feature by adopting the Sallen-Key scheme [22] which is based on a single amplifier at low power. Finally, the SAR-ADC is designed for applying in bio-medical with the feature of low power and high accuracy.




Figure 2.4 Portable brain-heart monitoring system overview

## 2.2 Chopper Differential Difference Amplifier

There are a lot of researches related to instrumentation amplifier (IA), some had three-op-amp instrumentation amplifiers [23], the other had used current amplifiers [24], and in this design, the chopper differential difference amplifier (CHDDA) [18-19] is used to amplify biomedical signals.

As the biomedical signals are weak and easily affected by external noise, to obtain



accurate signals, the first stage is to use a CHDDA to amplify biomedical signals. In the past, the common approach is to use a three-op-amp IA. However, it not only requires larger area and consumes much more power, but also is prone to reduce common mode rejection ratio (CMRR) by fabrication mismatch. In other way, although the area of current feedback amplifier is not large, the power of it is a little too much in biomedical field. The most important reason is biomedical signals are longtime-observed weak signals, so chopper technology is used to amplify the biomedical signals with low power consumption.

There are some features of chopper such as low noise, low power, high tolerance...etc. But the most important feature is its' low noise, the chopper circuit converts low frequency noise into high frequency one. Then the high frequency noise can be removed by a low pass filter (L.P.F.) and the biomedical signals can be converted back to their original frequency. Biomedical signals are only changed in form, from continuous-time signals to discrete-time signals, and the sample frequency is much higher than frequency of biomedical signals, so the biomedical signals are like almost the same as they were. Moreover, biomedical signals don't change frequently, so the chopper circuit has no influence on real biomedical signals, the data that doctors need to make judgments.

The CMRR of general IAs is affected easily by the mismatch of resistors, capacitors and transistors. In addition, the influence at issue is serious. The differential difference amplifier (DDA) which is shown in Figure 2.5 can modify this defect, because CMRR is only related to the mismatch of the input ports. A DDA just requires a single active amplifier and two capacitors to set the gain, so the influence of the mismatch issue on the gain is little.

In this design, there are four inputs,  $V_{nn}$ ,  $V_{np}$ ,  $V_{pp}$  and  $V_{pn}$ , using differential

difference pair technology.  $V_{nn}$  and  $V_{np}$  are connected to input biomedical signals,  $V_{pp}$  is connected reference voltage and  $V_{pn}$  is connected to the feedback circuit. Inputs are connected to chopper circuits, what they display is as the boxes in Figure 2.5, to convert low frequency noise to high frequency noise. The M1~M4 are input pairs and M5 and M6 supply current for the circuit. Then M1~M4 convert signals from voltage type to current type, M7 and M8 convert signals back to voltage type and convey them to M9~M14 to be amplified. Finally, the boxes are the chopper circuits as shown in Figure 2.6. It is necessary to provide two non-overlapping clocks for chopper circuits, the clocks will be discussed in section 2.8. The feature of chopper circuit is to cover a normal signal to a high frequency and discontinue signal. In the biomedical domain, physiological signals show no large diversification, so discontinue signals may not affect final result. And the most important is another feature, converting a normal signal to a high frequency signal. This way, low frequency noise such offset noise can be converted to high frequency noise and removed by a low pass filter which will be discussed in section 2.5.




Figure 2.5 The circuit of chopper differential difference amplifier




Figure 2.6 The circuit of chopper technology




Figure 2.7(a) The feedback architecture of CHDDA (b) Using Capacitor feedback to replace the resistor feedback

Biomedical signals are weak signals, so it is necessary to amplify them until reaching an appropriate level. For signal processing in the back-end, the gain of CHDDA is 40dB and the circuit is shown in Figure 2.7 (a). In Figure 2.7 (a), the gain is decided by the resistors, R1 and R2, and Equation 2.1 shows the gain. The characteristic of this design is system on chip, so all components are on a chip include resistors. Just like the above mentioned, it is necessary to control the power consumption for long time observation. The current must be low enough to control the power consumption. This way, the resistors may become too large, making it difficult to implement on the chip. To solve the problem, the design replaces resistors by capacitors as shown in Figure 2.7 (b). The Equation 2.2 can be used to determine the

gain. Finally, the sizes of all transistors are listed in Table 2.1.

$$V_{out} = \left( \frac{R_2}{R_1} + 1 \right) V_{in} \quad 2.1$$

$$V_{out} = \left( \frac{jC_1}{jC_2} + 1 \right) V_{in} \quad 2.2$$

Table 2.1 The sizes of transistors

Devices	W/L (um)
M1~M4	5/0.9
M5~M6	5/0.9
M7~M10	1.4/0.9
M11~M12	5/0.9
M13~M14	5/0.6

The chopper differential difference amplifier (CHDDA) which is DDA using the chopper technology also has some features such as high tolerance to mismatch of input ports, high CMRR, and low input offset noise. And the CHDDA uses only one active amplifier, so the area is smaller than a 3OPIA which uses three active amplifiers.

When applying it in the biomedical field, it is usually set on patients' bodies. It is not only inconvenient but also uncomfortable for patients. As for the portable AFE IC, it is necessary to think about the convenience of patients. The movement of patients may lead to a large DC offset so that the AFE circuits may enter the saturation region.

In order to solve this problem, the design makes an impendent reference [25] voltage for CHDDA. This impendent reference voltage is composed of capacitors as show in Figure 2.8. First, capacitors are used at the input of the CHDDA to avoid any DC offset and then giving inputs some transistors and another reference voltage. This way, it creates a new independent DC offset to input by diode-connected MOS which

controls the level of DC offset to keep the circuit work normally.




Figure 2.8 The control circuit of independent reference voltage

The modified CHDDA with an independent and stable DC offset circuit is shown in Figure 2.9. The transistors M1~M4 provide new independent reference voltage to CHDDA and capacitors C1 and C2 remove the DC offset voltage. In another way, the transistors M5 and M6 provide the path of current, capacitors C3 and C4 determine the gain of CHDDA.




Figure 2.9 The circuit of chopper technology

Table 2.2 The sizes of devices

Devices	Value	Devices	W/L (um)
C1~C2	5 p	M1~M4	1/1
C3	0.1p	M5~M6	1/1
C4	10p		

The simulation results are shown below in Figure 2.10, Figure 2.11, Figure 2.12, Figure 2.13, and Figure 2.14. The yellow line represents the input signal, black line represents the TT process; red line represents the FF process; blue line represents the SS process; green line represents the SF process; purple line represents the FS process.




Figure 2.10 Frequency response (a) Pre-Layout-simulation (b) Post-layout-simulation




Figure 2.11 Common-mode rejection ratio (*CMRR*) (a) Pre-Layout-simulation (b) Post-layout-simulation




Figure 2.12 Input common-mode range (ICMR) (a) Pre-Layout-simulation (b) Post-layout-simulation




Figure 2.13 Slew rate (SR) (a) Pre-Layout-simulation (b) Post-layout-simulation




Figure 2.14 Input noise (a) Pre-Layout-simulation (b) Post-layout-simulation




Figure 2.15 Function simulation of CHDDA (a) Pre-Layout-simulation (b) Post-layout-simulation:




Figure 2.16 Function simulation of modified CHDDA




Figure 2.17 Function simulation of modified CHDDA



In Figure 2.15(a), the blue line is input signal and the pink is output signal, and the green line is input and blue line is output in the Figure 2.15 (b). The Figure 2.16 show the independent reference voltage simulation, the blue line is input signal and the red line is output. In Figure 2.16, the output will follow the DC level independent reference voltage and amplify the input normally as show in Figure 2.17. In this way, the design will transform the signal from low frequency to high frequency without distortion.

The parameter simulations of DDA are shown in Table 2.3, Table 2.4, Table 2.5, Table 2.6, Table 2.7, and Table 2.8.

Table 2.3 0°C Pre-Layout-Simulation

	TT	FF	SS	SF	FS
Gain (dB)	73.1	66.5	73.5	70.2	69.1
PM (°)	95.9	79.4	111.9	38.9	74.3
Unity-gain frequency (Hz)	3.7778E+05	4.8505E+05	7.8542E+05	8.6699E+06	4.1905E+05
ICMR (V)	0.591~1.02	0.593~1.02	0.58~1.03	0.502~1.1	0.635~0.968
CMRR (dB)	75.7	69.75	76.4	76.36	59.6
Power (μW)	20.9	32.6	27.3	23.3	27.8
SR (V/us)	0.9642	1.8227	0.4649	5.3408	0.5430
PSRR+ (dB)	115.21	100.08	119.14	115.97	101.40
PSRR- (dB)	103.21	91.911	105.71	101.05	95.362
total equivalent	0.621	1.3	0.243	1.07	0.317

noise (nV)					
Output range	0.0117~1.09	0.016~1.09	0.009~1.08	0.038~1.15	0.0043~1.06

Table 2.4 25°C Pre-Layout-Simulation

	TT	FF	SS	SF	FS
Gain (dB)	73.2	66.3	73.8	70.5	68.8
PM (°)	91.9	75.3	119.1	30.0	73.9
Unity-gain frequency (Hz)	3.5643E+05	5.8187E+05	5.7070E+05	9.4152E+06	4.5284E+05
ICMR (V)	0.602~1.01	0.621~0.983	0.613~0.99	0.112~1.06	0.674~0.944
CMRR (dB)	75.88	70.37	76.71	76.27	61.08
Power (μW)	22.0	41.5	20.3	25.6	34
SR (V/us)	0.7795	1.7367	0.5407	5.8539	0.7193
PSRR+ (dB)	112.66	99.256	118.61	115.56	102.03
PSRR- (dB)	102.82	91.636	105.47	100.40	95.338
total equivalent noise (nV)	0.871	1.63	0.396	1.35	0.5
Output range	0.0117~1.09	0.016~1.09	0.009~1.08	0.038~1.15	0.0043~1.06

Table 2.5 80°C Pre-Layout-Simulation

	TT	FF	SS	SF	FS
Gain (dB)	72.8	65.7	74.0	70.5	68.3
PM (°)	77.9	69.7	100.4	51.1	77.5
Unity-gain	5.2323E+05	7.7161E+05	3.5755E+05	9.6572E+06	3.7866E+05

frequency (Hz)					
ICMR (V)	0.587~1.03	0.606~0.992	0.602~1	0.22~1.1	0.641~0.956
CMRR (dB)	76.17	71.83	77.07	75.89	64.04
Power ( $\mu$ W)	36.4	61.5	21.0	36.6	42.1
SR (V/us)	3.0382	4.8994	1.6505	5.1185	1.5855
PSRR+ (dB)	109.00	99.180	115.84	114.24	102.92
PSRR- (dB)	101.82	90.942	104.73	99.026	95.045
total equivalent noise(nV)	1.43	2.28	0.805	1.94	0.967
Output range	0.0144~1.11	0.019~1.11	0.018~1.10	0.040~1.16	0.0058~1.07

Table 2.6 0°C Post-Layout-Simulation

	TT	FF	SS	SF	FS
Gain (dB)	71.9	64.9	73.1	70.0	67.1
PM (°)	75.3	70.0	91.3	53.0	79.6
Unity-gain frequency (Hz)	5.3901E+ 05	8.3518E+ 05	3.2110E+0 5	1.0004E+ 07	3.6394E+ 05
ICMR (V)	0.7~1.11	0.73~1.08	0.717~1.0 9	0.659~1.1 5	0.755~1.0 6
CMRR (dB)	75.70	69.77	76.40	76.36	59.61
Power ( $\mu$ W)	21.58	40.37	12.31	19.72	29.46
SR (V/us)	1.1248	2.1177	0.47302	5.1650	0.56527
PSRR+	115.95	100.69	119.61	116.35	101.41
PSRR-	103.23	91.94	105.72	101.07	95.383

total equivalent noise(nV)	0.565	1.18	0.021	0.963	0.288
Output range	0.0162~1. 12	0.0201~1. 12	0.0135~1. 11	0.0341~1. 16	0.0825~1. 08

Table 2.7 25°C Post-Layout-Simulation

	TT	FF	SS	SF	FS
Gain (dB)	71.6	64.6	72.9	69.7	67.0
PM (°)	72.1	68.2	82.8	98.6	77.5
Unity-gain frequency (Hz)	6.3231E+05	9.2234E+05	3.9871E+05	5.4272E+06	4.5152E+05
ICMR (V)	0.696~1.1 1	0.698~1.1	0.706~1.1	0.643~1.1 5	0.737~1.0 6
CMRR (dB)	75.88	70.39	76.71	76.28	61.09
Power (μW)	24.78	44.626	14.40	23.70	31.83
SR (V/us)	1.5845	2.9583	0.76405	3.5866	1.0072
PSRR+ (dB)	113.41	99.28	119.11	115.91	102.04
PSRR- (dB)	102.84	91.67	105.48	100.42	95.36
total equivalent noise(nV)	0.789	1.47	0.359	1.22	0.451
Output range	0.0195~1. 14	0.0237~1. 14	0.0167~1.1 3	0.384~1.1 8	0.0106~1. 10

Table 2.8 80°C Post-Layout-Simulation

	TT	FF	SS	SF	FS
Gain (dB)	70.7	63.9	72.4	68.9	66.4
PM (°)	67.2	64.8	73.3	97.0	73.2

Unity-gain frequency ( Hz )	8.1061E+05	1.0833E+06	5.6820E+05	1.0943E+06	6.2863E+05
ICMR ( V )	0.6564~1.14	0.676~1.12	0.669~1.13	0.621~1.19	0.726~1.1
CMRR ( dB )	76.17	71.84	77.07	75.90	64.06
Power ( $\mu$ W )	38.48	63.81	23.53	37.50	46.04
SR ( V/us )	2.9429	4.7379	1.6892	5.1871	1.6202
PSRR+	109.02	99.20	116.48	114.57	102.94
PSRR-	101.84	90.97	104.74	99.0	95.07
total equivalent noise(nV)	1.39	2.09	0.738	1.78	0.884
Output range	0.0281~1.19	0.033~1.18	0.0247~1.17	0.05~1.22	0.0169~1.14

### 2.3 Operation Amplifier

In this design, it is necessary to design an operation amplifier for low pass filter and adjustable gain amplifier. Because biomedical signals are weak signals, the operation amplifier must be of low noise. In another way, the physiological signals have to be observed for a long time to ensure the diagnoses of diseases are correct. For long time observation, the power consumption must be low enough to maintain system's normal operation. The operation amplifier of is low noise and low power in this design as shown in Figure 2.18, Figure 2.19, Figure 2.20, Figure 2.21, Figure 2.22, and Figure 2.23.




Figure 2.18 The circuit of operation amplifier

Table 2.9 The size of operation amplifier

Devices	W/L (um)
M1~M2	0.5/1
M3~M4	0.6/1
M5	1.2/1
M6	6/0.5
M7	1.2/0.5
Devices	Value
C1	0.5 p

The parameter simulations of OPA are shown in Table 2.10, Table 2.11, Table 2.12, Table 2.13, Table 2.14, and Table 2.15.




Figure 2.19 Frequency response (a) Pre-Layout-simulation (b)  
Post-layout-simulation




Figure 2.20 Common-mode rejection ratio (CMRR) (a) Pre-Layout-simulation (b)  
Post-layout-simulation




Figure 2.21 Input common-mode range (ICMR) (a) Pre-Layout-simulation (b)  
Post-layout-simulation




Figure 2.22 Slew rate (SR) (a) Pre-Layout-simulation (b) Post-layout-simulation




Figure 2.23 Noise analysis (a) Pre-Layout-simulation (b) Post-layout-simulation

Table 2.10 0°C Pre-Layout-Simulation

	TT	FF	SS	SF	FS
Gain (dB)	80.9	74.5	80.2	76.8	77.5
PM (°)	55.9	59.3	53.3	54.8	58.0
Unity-gain frequency (Hz)	2.28e+006	4.3448e+00	1.0928e+00	1.2850e+00	3.8025e+006
ICMR (V)	0.0958~1.8	0.0626~1.7	0.142~1.8	0.149~1.8	0.0866~1.6
	8	8			9
CMRR (dB)	79.04	72.60	80.45	78.3	72.54
Power (μW)	3.573	8.454	1.504	1.810	7.086
SR (V/us)	1.5775	3.3223	0.72507	0.86084	2.8527
PSRR+ (dB)	169.10	163.00	175.06	166.99	157.41



PSRR- (dB)	128.94	114.62	135.60	130.75	118.81
total equivalent noise(nV)	3.4	10.1	0.96	1.27	8
Output range	0~1.79	0~1.78	0~1.8	0~1.8	0~1.78

Table 2.11 25°C Pre-Layout-Simulation

	TT	FF	SS	SF	FS
Gain (dB)	80.8	74.0	80.7	77.1	77.15
PM (°)	56.1	59.5	53.4	54.9	58.0
Unity-gain frequency (Hz)	2.7895e+006	4.8849e+006	1.4525e+006	1.6809e+006	4.34e+006
ICMR (V)	0.0515~1.8	0~1.8	0.0847~1.8	0.0866~1.8	0~1.66
CMRR (dB)	76.13	69.67	79.16	77.9	69.5
Power (μW)	4.84	10.61	2.176	2.586	9.025
SR (V/us)	2.1298	4.1451	1.049	1.2252	3.6291
PSRR+ (dB)	163.26	153.98	168.56	175.61	151.98
PSRR- (dB)	125.91	112.10	131.66	126.48	116.51
total equivalent noise(nV)	5.45	13.8	1.78	2.3	11.3
Output range	0~1.79	0~1.79	0~1.8	0~1.8	0~1.78

Table 2.12 80°C Pre-Layout-Simulation

	TT	FF	SS	SF	FS
Gain (dB)	79.6	71.9	80.7	76.3	75.7
PM (°)	57.3	60.6	54.4	56.0	58.9

Unity-gain frequency (Hz)	3.6615e+00 6	5.6238e+00 6	2.1976e+00 6	2.4687e+00 6	5.1361 e+006
ICMR (V)	0~1.78	0~1.62	0~1.79	0.07~1.8	0~1.54
CMRR (dB)	69.94	63.63	73.97	73.93	63.47
Power ( $\mu$ W)	7.90	15.21	4.011	4.656	13.26
SR (V/us)	3.4393	5.7679	1.8984	2.1777	5.2267
PSRR+ (dB)	153.51	142.16	159.26	163.04	142.48
PSRR- (dB)	119.73	106.09	125.44	119.39	111.47
total equivalent noise(nV)	10.7	21	4.55	5.58	18.1
Output range	0~1.79	0~1.78	0~1.79	0~1.79	0~1.78

Table 2.13 0°C Post-Layout-Simulation

	TT	FF	SS	SF	FS
Gain (dB)	80.91	74.57	80.25	76.79	77.50
PM (°)	54.66	58.08	51.99	53.55	56.68
Unity-gain frequency (Hz)	2.2580E+06	4.3062E+06	1.0812E+06	1.2722E+06	3.7675E+06
ICMR (V)	0.076~1.79	0.0279~1.79	0.0856~1.8	0.0767~1.8	0~1.75
CMRR (dB)	79.04	72.6	80.45	78.32	72.54
Power ( $\mu$ W)	3.57	8.45	1.50	1.81	7.08
SR (V/us)	1.5742	3.3208	0.72393	0.85885	2.8516
PSRR+(dB)	169.10	163.01	175.06	166.99	157.41
PSRR-(dB)	128.90	114.58	135.57	130.71	118.77

total equivalent noise(nV)	3.37	9.96	0.95	1.26	7.92
Output range	0~1.79	0~1.79	0~1.8	0~1.8	0~1.78

Table 2.14 25°C Post-Layout-Simulation

	TT	FF	SS	SF	FS
Gain (dB)	80.86	74.03	80.74	77.06	77.15
PM (°)	54.8	58.2	52.0	53.6	56.7
Unity-gain frequency (Hz)	2.7656E+06	4.8473E+06	1.4387E+06	1.6659E+06	4.3112E+06
ICMR (V)	0.0276~1.79	0.043~1.78	0~1.8	0~1.8	0~1.74
CMRR (dB)	76.14	69.67	79.16	77.9	69.54
Power (μW)	4.84	10.59	2.17	2.58	9.01
SR (V/us)	2.1283	4.1485	1.0423	1.2230	3.6305
PSRR+ (dB)	163.26	153.99	168.56	175.62	151.98
PSRR- (dB)	125.87	112.07	131.63	126.45	116.48
total equivalent noise(nV)	5.41	13.7	1.77	2.28	11.2
Output range	0~1.79	0~1.78	0~1.8	0~1.8	0~1.78

Table 2.15 80°C Post-Layout-Simulation

	TT	FF	SS	SF	FS
Gain (dB)	79.57	71.86	80.67	76.35	75.71
PM (°)	55.95	59.31	53.03	54.71	57.55

Unity-gain frequency (Hz)	3.6406E+06	5.5967E+06	2.1829E+06	2.4536E+06	5.1086E+06
ICMR (V)	0~1.78	0~1.73	0~1.79	0~1.79	0~1.62
CMRR (dB)	69.94	63.63	73.97	73.93	63.47
Power ( $\mu$ W)	7.90	15.19	4.01	4.65	13.25
SR (V/us)	3.4508	5.8302	1.9027	2.1827	5.2541
PSRR+ (dB)	153.51	142.17	159.26	163.04	142.49
PSRR- (dB)	119.70	106.07	125.41	119.37	111.44
total equivalent noise(nV)	10.7	21	4.54	5.57	18
Output range	0~1.79	0~1.78	0~1.79	0~1.79	0~1.78

## 2.4 Adjustable Gain Amplifier

Biomedical signals are weak and easily affected by external noise, so it is necessary to amplify them under low noise. In another way, different biomedical signals are of different amplitudes, for example, the range of EEG is usually represented in microvolt, while that of ECG is millivolt. To detect biomedical signals by using the same circuit for more efficient area utilization, the capability of adjustable gain is required.

Base on the above, the essential features of the amplifier are low noise and adjustability. Because the gain is always determined by resistors or capacitors, there are two methods to change the gain. One way is adding external resistors and according to gains adjusting the resistance of variable of resistors. Another way is

using control circuit to adjust the resistance or capacitance. First, it is necessary to determine the scale of gains and design some resistors or capacitors for the gain. Some resistors or capacitors can determine a lot of gains which can be adjusted by changing the value of resistors or capacitors.

For the convenience of patients, it is necessary to design a highly integrated AFE IC. This way, the amplifier would have adjustable gains on the IC. The EEG signals and ECG signals are different biomedical signals, so the gains they need are different. The gain of EEG signals is 80dB and that of ECG signals is 40 dB. For the highly integrated AFE IC, the control circuit of the design is in the IC. To complete the adjustable gain in the IC, two problems are to be considered, area and power. The power consumption has to be low enough for portable applications, so the corresponding current is much small. If resistors are used to determine the gain, the resistors are too large to be implemented in the IC. Therefore, the capacitors are used in the design to decide the gain. For the purpose of adjusting gain, a set of complementary switches are employed to control the gain factor [19-20] as shown in Figure 2.24.

In Figure 2.24, in order to set the gain to 40, C1 and C3 are set to 1p and C2 to 0.05p. When S1 is closed, the gain is calculated using Equation 2.3. When S1 is opened, the gain is calculated using Equation 2.4 and is 1 approximately. This way, the amplifier becomes a buffer and also can reduce the interference between circuits. In this design, the amplifier is used to avoid amplifying noise in two stages and biomedical signals remain positive phase. The architecture of front-end circuit also includes a low pass filter connected to the amplifier to reduce the interference of noise. Figure 2.25(a), (b) show the simulation of adjustable gain amplifier, (a) is pre-simulation and (b) is post-simulation. The Figure 2.25(b) changes not only the

reference voltage but also gain of amplifier.

$$\frac{C1+C3}{C2} \quad 2.3$$

$$\frac{C1}{C2+C3} \quad 2.4$$




Figure 2.24 Adjustable gain amplifier




Figure 2.25 Simulation of adjustable gain amplifier (a) Pre-simulation (b)

Post-simulation

## 2.5 Adjustable Bandwidth Low Pass Filter

Different biomedical signals have not only different amplitudes, but also different bandwidths. The bandwidth of EEG is from 0.01 Hz to 50 Hz while that of ECG is from 0.1 Hz to 150 Hz. Therefore, an adjustable bandwidth LPF is used to acquire the two different signals. Moreover, just like the adjustable gain amplifier, it has the feature of low area and low power. For portable applications, a two-stage Sallen-Key

low pass filter (L.P.F.) is used for its low power feature. The architecture of the Sallen-Key LPF shown in Figure 2.26 requires only one single amplifier, so that the power consumption of the filter is less than that of past designs [22] and the mismatch effect is not too significant. Equation 2.5 shows the frequency of the Sallen-Key low pass filter, and the cut-off frequency is determined by R1, R2, C1, and C2 as shown in Equation 2.6. Finally, the gain of the two stage Sallen-Key low pass filter is shown in Equation 2.7. The reason why using two stages is that the decreasing slope of two-stage L.P.F. is higher than one stage and the slope is also high enough to conform specification. For low power and low area and even low complexity, the choice of two-stage Sallen-Key low pass filter in this design is for the purpose of capturing the signals.




Figure 2.26 Sallen-Key low pass filter

$$\frac{V_o}{V_i} = \frac{K}{S^2(R_1R_2C_1C_2) + S(R_2C_2 + R_2C_1 + R_1C_2(1-K)) + 1} \quad 2.5$$

$$f_{L.P.} = \frac{1}{2\sqrt{R_1R_2C_1C_2}} \quad 2.6$$

$$\text{Gain} = K = 1 + \frac{R_4}{R_3} \quad 2.7$$

As for another problem, because the power consumption is low and it makes the current low, too. This way, the resistors in the Sallen-Key LPF will be too large to be implemented on the chip. The design replaced the resistors with switch-capacitor technology [26-27] as shown in Figure 2.27, with one capacitor and two switches. And Equation 2.8 shows the capacitors replace the resistors.




Figure 2.27 The architecture of Switch capacitor technology




Figure 2.28 Switch-capacitor low pass filter

Because biomedical signals have different bandwidths, the L.P.F. circuit similarly employs a set of complementary switches to control the scale of capacitors to adjust bandwidth. The original cut-off frequency is obtained by Equation 2.6. If  $\Psi_1$  is closed, the cut-off frequency can be obtained by Equation 2.9. Otherwise, Equation 2.10 is used when the cut-off frequency of  $\Psi_1$  is opened. Finally, Figure 2.28 shows the modified switch-capacitor low pass filter. The pre-simulation and post-simulation of



EEG L.P.F. are show in Figure 2.29 (a) (b), and the simulations of ECG L.P.F. are show in Figure 2.29 (a) (b). The bandwidth of EEG is 50Hz and ECG is 150Hz, the output amplitude of signals are reduced to half of input signals, but the bandwidth of post-simulation is a little larger than pre-simulation for the stray capacitance.

$$f_{L.P.} = \frac{\sqrt{C_{sw1}C_{sw2}}}{2\pi\sqrt{(C1+C3)C2}} \quad 2.9$$

$$f_{L.P.} = \frac{\sqrt{C_{sw1}C_{sw2}}}{2\pi\sqrt{C1C2}} \quad 2.10$$




Figure 2.29 Simulation of EEG low pass filter (a) Pre-simulation (b) Post-simulation




Figure 2.30 Simulation of ECG low pass filter (a) Pre-simulation (b) Post-simulation

## 2.6 Notch Filter

In practical applications, there are two sources of 60 Hz power-line noise, the noise may come from human body contact or is sensed through the electrodes and the power-line. The noise is often much stronger than the desired biomedical signals. To

obtain highly accurate signals, a notch filter is used to reduce this 60 Hz power-line noise. Then, with notch filter, employment of operation amplifiers is avoided in order to achieve the goal of low power and small area as shown in Figure 2.31. This way, the notch filter without any operation amplifier consumes less power than others. Although the decreasing slop is not as good as the one with an operation amplifier, the slop is high enough to reduce the power-line noise. But there is another problem, the power consumption will be low enough to be taken care for long time and the current will be low. In this circuit, the resistors can be implemented using PMOS as a substitute as shown in Figure 2.32. Finally, the modified notch filter is show in Figure 2.33. The pre-simulation and post-simulation are show in Figure 2.34(a), (b), the cut-off frequency in pre-simulation is 63.3Hz and 61.4Hz in post-simulation.




Figure 2.31 Notch filter



Figure 2.32 PMOS substitutes resistor




Figure 2.33 Modified notch filter




Figure 2.34 Simulation of notch Filter (a) Pre-simulation (b) Post-simulation

## 2.7 The Architecture of One signal Channel

Since EEG and ECG signals have different amplitudes and bandwidths, two sets of adjustable amplifiers and LPFs are employed to achieve greater flexibility and to avoid noise over-amplification. This way, the scale of resistors and capacitors should not be too large to avoid excessive power consumption. The other reason for using two sets of adjustable stage amplifiers and LPFs is about notch filter. Since the notch filter without operation amplifier will reduce the gain of biomedical signals, it will affect the signal accuracy. After notch filter, it is necessary to have another set of adjustable stage amplifier and LPF to ensure the signal transmission regularly.

## 2.8 The delay of Front-End Circuit

As mentioned before, it is necessary to consider the delay of analog front-end IC for ICA. Figure 2.35 and Figure 2.36 show the delays of front-end IC and MUX, which are almost 5 ms and 0.37 ms, respectively, in the worst cases. The delay of ICA has to be within 7.8 ms. If MUX is used in the first stage and the architecture of analog front-end IC is to share the same signal channel as show in Figure 2.37, the delay will be more than 40 ms, and thus causes the result of ICA to become useless. Therefore, the author has designed an analog front-end IC with seven same signal channels as show in Figure 2.38 to make sure the delay of ICA is within 7.8 ms in order to work normally.




Figure 2.35 The delay of one channel analog front-end




Figure 2.36 The delay of multiplexer




Figure 2.37 Sharing the same signal chain




Figure 2.38 Eight same signal chain

## 2.9 Clock Generator

As for a portable AFE system, it is necessary to build a non-overlapping clock generator for CHDDA and switch-capacitor technology on the chip, as shown in Figure 2.39. In this circuit, the output will be just like Figure 2.40 and the Figure 2.41 is the circuit to control the delay for non-overlapping.

After first inverter, the one clock become two reverse clock signals, then each delay time should be controlled to build a non-overlapping clock generator. There are three methods to control delay time, one is to add multiplicity of inverters, another is to add pseudo-resistors above and below the inverters, the other is to add capacitors between the inverters.




Figure 2.39 Non-overlapping clock generator




Figure 2.40 Non-overlapping clock




Figure 2.41 Non-overlapping clock delay control

## 2.10 8-to-1 Multiplexer

For low power consumption and low area goal, the 8-channel shares the same SAR-ADC. In this way, it is necessary to design an 8-to-1 multiplexer (MUX) as shown in Figure 2.42 and the T.G. means transmission gate as shown in Figure 2.43.

The most important of multiplexer is the delay time for signal processing, and the delay time is decided by transmission gate.




Figure 2.42 8-to-1 multiplexer




Figure 2.43 Transmission gate



## 2.11 The Architecture of SAR-ADC

### 2.11.1 Introduction to ADC

If the purpose is different, the architecture and characteristic are different, too [28]. A Dual-slope Integrating ADC is a low sampling frequency ADC with high accuracy, and it uses two different slopes to convert signals, the architecture is shown in Figure 2.44. The sigma-delta ADC is also a low sampling frequency ADC and uses oversampling and noise shaping to attain higher signal-to-noise ratio (SNR) as shown in Figure 2.45. The sampling frequency of a successive approximation register analog-to-digital converter (SAR-ADC) [29] is medium and the resolution of it is also medium. The SAR-ADC is composed of a comparator, a digital-to-analog converter (DAC), and a successive approximation register as shown in Figure 2.46. The Cyclic ADC is also an ADC that the sampling rate is medium frequency and used different clock to work as shown in Figure 2.47. The sampling rate frequency of pipeline ADC is high and the accuracy is medium as shown in Figure 2.48. It is the best trade off of area, resolution, power consumption and speed. But it is easily affected in the most significant stage. The sampling rate frequency of a flash ADC is also high, but as the higher resolution the consumption of hardware becomes higher as shown in Figure 2.49. A two-step ADC is also called a Subranging ADC and the sampling rate frequency of it is high as shown in Figure 2.50. The hardware requirement of it is lower than flash ADC. A time-interleaved ADC is also an ADC with high sampling rate frequency. It uses multi ADCs to achieve the high speed feature and the architecture of ADC is shown in Figure 2.51.

The variety analog-to-digital converter (ADC) is still being studied and developed. There are three types for research ADCs, high sampling frequency ones, high resolution ones and low power ones. In order to be applied in a biomedical system,

the ADCs are of high resolution and low power consumption. The power consumption of ADCs depends on the power consumption of operation amplifiers and comparators. But the load capacitors may affect the power consumption of operation amplifiers and comparators. Because the back-end circuit is a digital circuit, the load capacitors are much smaller than analog circuits for comparators. It is necessary to implement negative feedback for operation amplifier. If the unity gain bandwidth and  $uC_{ox}(W/L)$  are in the same solution, the  $I_D$  and  $C_L^2$  are inverse. The current of operation amplifiers are 100 times larger than comparators. If the frequency of clock become higher and the unity gain bandwidth would become larger [30]. This way, the power consumption would become much larger. Because the requirement of power consumption in ADCs which are used in biomedical field is low, it is necessary to observe the numbers of operation amplifiers and comparators and the frequency of clock. The SAR-ADC only uses one comparator and the frequency of clock is not high. In a word, the SAR-ADC is the most suitable ADC with the lowest power consumption for biomedical system use.




Figure 2.44 Two-Slopes ADC




Figure 2.45 Sigma-Delta ADC




Figure 2.46 SAR-ADC




Figure 2.47 Cyclic ADC




Figure 2.48 Pipeline ADC




Figure 2.49 Flash ADC




Figure 2.50 Two-Step ADC




Figure 2.51 Time-Interleaved ADC

### 2.11.2 Successive Approximation Register-Analog-to-Digital Converter

This chapter is talking about a low power 10-bits successive approximation register analog-to-digital converter for biomedical systems. The SARADC [31-36] is composed by a Track-and-hold (T/H) circuit, a Comparator, a Digital-to-Analog Converter (DAC), and a Successive Approximation Register (SAR) as shown in Figure 2.52.




Figure 2.52 The architecture of SAR-ADC

### 2.11.3 Track-and-Hold Circuit

It is one of the important circuits in SAR-ADC. In order to achieve low power

consumption and area efficiency, the design uses a track-and-hold circuit as shown in Figure 2.53. Because the threshold voltage, resistance and discharge abilities of PMOS and NMOS are different, the design adopts two NMOS to avoid mismatch. This way, the NMOS switch can work normally. The simulation of track-and-hold is shown in Figure 2.54 and the output is sampled with clock frequency.




Figure 2.53 The architecture of track-and-hold




Figure 2.54 The simulation of track-and-hold

### 2.11.4 Comparator

For a portable front-end circuit, it is necessary to reduce its power consumption. The sampling rate frequency in a biomedical system doesn't require high frequency, and the power consumption of time-domain comparator [37] is based on sampling rate. This way, the power consumption of comparator will be reduced. But the sensitivity of time-domain comparator will also be reduced, and the design uses the inverter chain to adjust the delay of two ends to control the sensitivity. The architecture of the comparator is shown in Figure 2.55 and the simulation of comparator is shown in Figure 2.56. The input reference voltage is 0.9 V and the voltage of input, which is close to 0.9 V, are working normally.




Figure 2.55 The architecture of Comparator




Figure 2.56 The simulation of comparator

### 2.11.5 Digital-to-Analog Converter

A digital-to-analog converter (DAC) is composed of a binary-weighted capacitor array as shown in Figure 2.57 [38]. The successive approximation register (SAR) sends control signals to the DAC to adjust capacitors and reference voltage. The DAC produces output VDAC based on the charge redistribution theory, and the output of comparator is determined by the output of track-and-hold and VDAC. Then the output of comparator will be sent to SAR to produce a new control signal to control DAC.

In order to achieve the goal of low power consumption, there are both the reset mode and the charge re-distribution mode in DAC. When DAC is on the reset mode, the ends of capacitors array are connected to the ground. Otherwise, the output of DAC is floating in charge re-distribution mode. The DAC has no static power consumption. The power consumption of DAC comes from transient power as shown in Equation 4.1;  $f_{clk}$  is clock frequency,  $C$  is the value of all capacitors in DAC.  $D_9$  is defined as 0 and the output of DAC is ranged from  $D_1$  to  $D_8$ . According to Equation 4.1, the power consumption becomes small as  $C$  becomes small. After analysis of capacitors according to thermal noise, the least capacitor is 4.3 aF. But it is too small to be implemented in the chip according to the process factor. Therefore, the finally capacitor is 43.935fF according to the layout rule, point discharge and design rule. Because the solution of ADC is easily affected and DAC is the most sensitive block in ADC and the capacitors are too small to be affected by non-ideal effects. It is necessary for the layout to allow more matches between the capacitors. The solution is to use a unity capacitor in the capacitor array. Because the DAC has instantaneous power consumption, it has instantaneous flow of current and small voltage changes. The DAC is designed with the ability to adjust VDD to reduce the mismatch of



capacitors in DAC.

$$P_{vref} = \frac{1}{9} f_{clk} C V_{ref}^2 \left\{ \frac{2^8 - 1}{2^8} + \sum_{i=1}^7 \left[ \left( \frac{1}{2^i} + \sum_{j=0}^{i-1} \frac{D_{9-j}}{2^j} \right) \left( -\frac{1}{2^{i+1}} + \frac{D_{9-i}}{2^i} \right) \right] - \left( \frac{1}{2^8} + \sum_{k=0}^6 \frac{D_{8-k}}{2^{k+1}} \right)^2 \right\} \quad (1)$$




Figure 2.57 The architecture of capacitor array

### 2.11.6 Successive Approximation Register

The successive approximation register (SAR) [39] is composed of a CMOS logic circuit as shown in Figure 2.58. The principle of operation is just like a register, adding some logic circuit and multiplexer.

First, the circuit starts the reset signal to set the registers in SAR to 0. Then, the design is to use some logic circuit and multiplexer and work of them are shown in Table 2.16. The block circuit is shown in Figure 2.59 and the simulation of SAR is shown in Figure 2.60.




Figure 2.58 The architecture of successive approximation register




Figure 2.59 The architecture of block

Table 2.16 The operation of successive approximation register

Cycle	DAC switch control signal										Comp
	S10	S9	S8	S7	S6	S5	S4	S3	S2	S1	
1	0	0	0	0	0	0	0	0	0	0	X
2	1	0	0	0	0	0	0	0	0	0	D9
3	D9	1	0	0	0	0	0	0	0	0	D8
4	D9	D8	1	0	0	0	0	0	0	0	D7
5	D9	D8	D7	1	0	0	0	0	0	0	D6
6	D9	D8	D7	D6	1	0	0	0	0	0	D5
7	D9	D8	D7	D6	D5	1	0	0	0	0	D4
8	D9	D8	D7	D6	D5	D4	1	0	0	0	D3
9	D9	D8	D7	D6	D5	D4	D3	1	0	0	D2
10	D9	D8	D7	D6	D5	D4	D3	D2	1	0	D1
11	D9	D8	D7	D6	D5	D4	D3	D2	D1	1	D0




Figure 2.60 The simulation of comparator successive approximation register

### 2.11.7 Simulation of SAR-ADC




Figure 2.61 The architecture of SAR-ADC

The simulation of specification of SAR-ADC is shown in Figure 2.61. The AC analysis is shown in Figure 2.62 and Figure 2.63 and the DC analysis is shown in Figure 2.64 and Figure 2.65. For both of them pre-layout simulation and post-layout simulation are performed. The simulation and calculation of the parameters are shown

in Table 2.17, Table 2.18, Table 2.19, and Table 2.20.




Figure 2.62 Pre-layout simulation of SAR-ADC AC analysis result ENOB




Figure 2.63 Post-layout simulation of SAR-ADC AC analysis result ENOB




Figure 2.64 Pre-layout simulation of SAR-ADC DC analysis result INL, DNL




Figure 2.65 Post-layout simulation of SAR-ADC DC analysis result INL, DNL

Table 2.17 Pre-Layout Simulation of SAR-ADC

Corner	TT	SS	FF	SF	FS
Technology (um)	0.18				
Supply Voltage (V)	1.8				
Resolution (bit)	10				
Sampling Rate (KHz)	100				
Input Range (V)	0~1.8				
ENOB (bit)	9.976	9.839	9.958	9.432	10.026
SFDR (dB)	78.126	71.486	74.407	65.961	77.636
ERBW (KHz)	50	50	50	50	50
Power Dissipation (uW)	2.63	2.391	2.973	2.627	2.661
FOM (fj/conv-step)	26.11	26.10	29.89	38.03	25.52
SNR (dB)	62.158	61.612	62.329	61.930	62.325
INL (LSB)	0.054/0.259				
DNL (LSB)	0.131/0.246				

Table 2.18 Pre-Layout Simulation of the worst case of SAR-ADC

Corner	SS, 0°C	SS, 80°C	FF, 0°C	FF, 80°C
Technology (um)	0.18			
Supply Voltage (V)	1.8			
Resolution (bit)	10			
Sampling Rate (KHz)	100			
Input Range (V)	0~1.8			
ENOB (bit)	9.798	9.914	9.976	9.479
SFDR (dB)	70.295	73.265	76.720	65.933

ERBW (KHz)	50	50	50	50
Power Dissipation (uW)	2.342	2.506	2.900	3.177
FOM (fj/conv-step)	26.31	25.98	28.80	44.52
SNR (dB)	61.603	62.090	62.225	61.705

Table 2.19 Post-Layout Simulation of SAR-ADC

Corner	TT	SS	FF	SF	FS
Technology (um)	0.18				
Supply Voltage (V)	1.8				
Resolution (bit)	10				
Sampling Rate (KHz)	100				
Input Range (V)	0~1.8				
ENOB (bit)	9.729	9.768	9.426	8.755	9.884
SFDR (dB)	72.735	71.563	66.479	59.920	76.246
ERBW (KHz)	50	50	50	50	50
Power Dissipation (uW)	4.101	3.734	4.612	4.117	4.144
FOM (fj/conv-step)	48.32	42.83	67.05	95.29	43.86
SNR (dB)	61.256	61.400	61.153	61.930	61.609
INL (LSB)	0.239/0.866				
DNL (LSB)	0.270/0.365				

Table 2.20 Post-Layout Simulation of the worst case of SAR-ADC

Corner	SS, 0°C	SS, 80°C	FF, 0°C	FF, 80°C
Technology (um)	0.18			
Supply Voltage (V)	1.8			

Resolution (bit)	10			
Sampling Rate (KHz)	100			
Input Range (V)	0~1.8			
ENOB (bit)	9.736	9.568	9.634	8.632
SFDR (dB)	70.298	67.198	69.735	57.921
ERBW (KHz)	50	50	50	50
Power Dissipation (uW)	3.645	3.945	4.485	4.941
FOM (fj/conv-step)	42.74	51.97	56.45	124.54
SNR (dB)	61.231	61.305	61.109	61.008





Figure 2.66 Pre-layout simulations of SAR-ADC DC Analog and Digital Function






Figure 2.67 Post-layout simulations of SAR-ADC DC Analog and Digital Function




Figure 2.68 Post-layout simulation of SAR-ADC DC Binary Code




Figure 2.69 Post-layout simulation of SAR-ADC DC Binary Code

The function simulations are shown in Figure 2.66, Figure 2.67, Figure 2.68, and Figure 2.69. The design is a 10-bit SAR-ADC, so the scale of one binary code change is 1.76 mV as show in Figure 2.66.

## 2.12 Chip Implementation

### 2.12.1 Chip Layout

AREA : 1733um\*1733um




Figure 2.70 The chip layout of 8-channel front-end circuit

## 2.12.2 Package Layout




Figure 2.71 The package layout of 8-channel front-end circuit

## 2.12.3 Expected Specification

Table 2.21 Specification of front-end IC

Front-End-Circuit	
Supply Voltage(V)	1.8
Process Technology	0.18 $\mu$ m CMOS
Current(uA)	39.54
channel	8
CMRR(dB)	>75
Gain(dB)	40~100
PSRR+ (dB)	113.41

PSRR- (dB)	102.84
Resolution (bit)	10
Sampling Rate (KHz)	100
ENOB (bit)	9.729
SFDR (dB)	72.735
SNR (dB)	61.256
INL (LSB)	0.239/0.866
DNL (LSB)	0.270/0.365
Area (mm <sup>2</sup> )	1.733*1.733
power( $\mu$ W)	71.1588(one channel)
Power Dissipation ( $\mu$ W)(ADC)	4.101

#### 2.12.4 Chip Photo




Figure 2.72 The chip photo of 8-channel front-end circuit

## Chapter 3 Measurement Environment and Result

### 3.1 8-Channel Front-End Circuit

There are three test points in the 8-channel front-end circuit, the output of CHDDA, the output of notch filter and the input of ADC. The output of CHDDA is used to inspect whether independent reference voltage and CHDDA are working normally. The output of notch filter is used to check adjustable gain amplifier, adjustable bandwidth low pass filter, and notch filter. The final test point is the ADC input, and it is used to check whether the front-end circuit works normally. On the other hand, if the front-end circuit is not working, the ADC in this chip can still be used. With these three test points, functions of the front-end circuit can be basically tested. Otherwise, there are some measurement points to check the non-overlapping clock.

The input signals are generated by the Tektronix AFG3252 Function/Arbitrary Waveform Generator and the power is supplied by the Agilent E3610A Power Supply. Keithley 2602A is used to measure the power consumption of the front-end circuit. The output of ADC is measured by the Agilent 16902A Logic Analysis System. The other parameters are measured in CIC using the Agilent 93000.

The measurement environment is shown in Figure 3.1 and Figure 3.2. Figure 3.1 shows the power supply and the signal generators and Figure 3.2 shows the front-end chip. In this measurement plan, the printed circuit board is designed for chip as shown in Figure 3.2. The function results are shown in Figure 3.3 and Figure 3.4. The input of Figure 3.3 is sine wave of 1 KHz and clock is 10 KHz, and the result shows the output of CHDDA. The output is controlled to 1. Figure 3.3 shows the CHDDA work well but gain is not enough to the design of simulation. The Figure 3.4 is show the input of ADC, in other words, the input signals are proceed by adjustable gain

amplifiers, notch filter and adjustable bandwidth low pass filters. The result of Figure 3.4 shows the low pass filter work well, but the gain is also not enough to the design of simulations. Table 3.1 shows the specification different from simulation to measurement.

Table 3.1 Front-End Specification in Simulation and Measurement

	Simulation	Measurement
EEG Bandwidth(Hz)	50	72
ECG Bandwidth(Hz)	150	184
Gain (dB)	60~120	-6~10

According to the result, the cause of not enough gain for the design of simulation is external stray capacitors. As the chip test board shows, the pins' numbers are too much to have interference between each other and future works shall solve these problems.




Figure 3.1 Measurement environment and machine




Figure 3.2 Measurement environment and chip test board




Figure 3.3 The output of CHDDA






Figure 3.4 The input of ADC



Figure 3.5 Noise analysis

Figure 3.5 shows the noise analysis result, CH2 is input and CH1 is output. A sine wave and a small signal are used as an input signal to measure the noise of

front-end by power analysis. The noise analysis of other frequency is 120 dB, but only 60 Hz is 60DB. Although the design has a notch filter, the power line noise 60Hz still has a lot of interference on chip as shown in Figure 3.5. The reason why the power line noise still strong is because both power supply and oscilloscope have noise, thus result on the oscilloscope cannot be avoided. The future work shall solve improve this problem by using a battery.

Figure 3.6 and Figure 3.7 show the analysis result of the power supply rejection ratio (PSRR) +/-, the PSRR + measures the inference of output from VDD and PSRR - measures the inference of output from ground. The PSRR +/- are used to check the inference on chip from source voltage, so giving the small signal in the VDD and ground respectively to measure the result of noise from VDD and ground. Figure 3.6 and Figure 3.7 show the PSRR + is 61.056dB and PSRR - is + 60.514 dB.




Figure 3.6 The analysis of PSRR +




Figure 3.7 The analysis of PSRR -

### 3.2 SAR-ADC

Using Agilent 93000 to measurement the SRA-AD, the input is sine wave with 1KHz and period is prime number between 8000~8192, the phase is 180 and the result has 180224 test points. The maximum input voltage is 0.88 volt and minimum input voltage is -0.025 volt. The Agilent 93000 is shown in Figure 3.8.



Figure 3.8 Agilent 93000




Figure 3.9 Successive approximation register analog-to-digital

Figure 3.9 shows the pins of SAR-ADC, the inputs are *adcin*, *vin+* and *clk1*. The *adcin* is input for biomedical signals such as EEG, ECG and DOT. *Vin+* is 0.9 volt and *clk1* is 100 KHz. In this design, the digital and analog VDD and VSS are separated to avoid inference with each other. The *VDD\_DA\_2* is designed to adjust voltage to avoid the mismatch of capacitors and stray capacitors inference. In the end, the *rst\_buf* and *comp\_buf* are check points and *d0~d9* are output of SAR-ADC. The check points verified that the circuit is working normally.

The FFT result of SAR-ADC is shown in Figure 3.10. Both DNL and INL are shown in Figure 3.11 and Figure 3.12 and the specification is shown in Table 3.1. The Figure 3.13 and Figure 3.14 show the measurement of SAR-ADC in oscilloscope.




Figure 3.10 FFT of Successive approximation register analog-to-digital




Figure 3.11 DNL of Successive approximation register analog-to-digital




Figure 3.12 INL of Successive approximation register analog-to-digital




Figure 3.13 Input and clock





Figure 3.14 D0~D19

Table 3.1 Measurement Specification of SAR-ADC

	Specification
<b>THD</b>	<b>-49.796 dB</b>
<b>SND</b>	<b>47.92 dB</b>
<b>SNR</b>	<b>52.20 dB</b>
<b>SFDR</b>	<b>50.08 dB</b>
<b>ENOB</b>	<b>8.38 bit</b>
<b>DNL</b>	<b>-0.81/1.13 LSB</b>
<b>INL</b>	<b>-5.99/0.22 LSB</b>

### 3.3 Comparisons with Other Work

	[17]	[40]	[41]	[42]	[43]	This Work
Tech (um)	0.18	0.18	0.18	2	0.35	0.18
Vdd/Vss (V)	1.8/0 V	+1.0/0	1/0	10/0	1.65/-1.65	1.8/0
Idd (uA)	154	182	X	27	X	39.54
Channel	4	1	X	9	128	8
PSRR +/- (dB)	67/-	90/-	X	x	80	61/60
Area (mm <sup>2</sup> )	0.67	1.96	0.63	65	63.36	3.003
Power /CH (uW)	277	182	25(ADC)	270000	46.875	93.2
bits	x	x	7.58	12	6~9	8.38
SNR(dB)	x	x	65.3	0.5	x	52.20





## Chapter 4 Revised Architectures

According to result of measurement, the specification of analog front-end are not expected as simulation. The reason of it is the noise from outside, because the analog front-end chip has a lot of control pins to adjust the gain and bandwidth. In the revised front-end chip, the gain and bandwidth are regular only for EEG signals or ECG signals as show in Figure 4.1. To ensure EEG and ECG analog front-end channel are working impendent, the MUXs and ADCs are only for one kind of signal. Figure 4.2 and Figure 4.3 show the simulation and layout of revised 8-channel front-end.




Figure 4.1 Revised 8-channel front-end architectures




Figure 4.2 Simulation of revised 8-channel front-end(a) Pre-simulation (b) Post-simulation




Figure 4.3 Layout of revised 8-channel front-end

## Chapter 5 Conclusion and Future work

### 5.1 Conclusion

As the aging society is coming, the demand for the portable healthcare system is increasing. In this thesis, a design of a low power and highly integrated 8-channel front-end circuit for application in portable brain-heart biomedical system is proposed. The EEG signals, ECG signals, and DOT signals are the main biomedical signals used for the design, and there are four channels for EEG signals, three channels for ECG signals and one channel for DOT signals. It is useful in diagnosis for doctors by composing the three biomedical signals. First, the biomedical signals are weak and are easily affected by external noise. Therefore, the design uses a CHDDA to solve this problem. The feature of CHDDA is amplifying the signals with much lower noise. Second, the different biomedical signals have different amplitudes and different bandwidths, so the design has adjustable gain amplifiers and adjustable bandwidth low pass filters to solve these problems. Finally, the circuit connects to an ADC for digital signal processing such as ICA and HRV. For biomedical system application, SAR-ADC is an acceptable type which suit in this analog front-end IC (AFE IC).

It is important to consider patients' convenience, so a low power and an area effectively design for portable healthcare system is designed. In this design, the whole front-end on a chip to detect different biomedical signals and only has  $1733 \text{ um} * 1733 \text{ um}$  and  $93.2 \text{ } \mu\text{w}$  each channel. The specifications of measurement results are shown in Table 5.1. The 8-channel front-end circuit has been implemented using TSMC 0.18 UM CMOS Mixed Signal RF General Purpose Standard Process FSG A1 1P6M 1.8&3.3V process technology.

Table 5.1 The specification of measurement result

	Expect Specification	Measurement Specification
Supply Voltage	1.8v	1.8v
Input Range	0~1.8V	0.3~1.2V
PSRR+/-	113dB/105dB	61dB/60dB
Channel	8	8
Sampling Rate	10KHz	10KHz
Sampling Rate (KHz)	100	100
ENOB (bit)	9.729	8.38
SFDR (dB)	72.735	50.08 dB
SNR (dB)	61.256	52.20 dB
INL (LSB)	0.239/0.866	-5.99/0.22 LSB
DNL (LSB)	0.270/0.365	-0.81/1.13 LSB
Power Dissipation/CH	71.1588	93.2 uW
Power Dissipation ( $\mu$ W)(ADC)	4.101	4.52

## 5.2 Future work

There are kinds of biomedical signals. Therefore, it is necessary to have more channels to acquire more accurate and meaningful data. Extending the AFE IC is one of the solutions. For example, if the ICA algorithm become 64-channel analysis, it can use an 8-to-1 multiplexer in front of the 4-channel front-end, and use a 32-to-1 multiplexer after the 4-channel front-end as show in Figure 5.1. The 4-channel front-end circuit means four channels which are produced in 8-channel front-end for EEG application as show in Figure 2.1. In this way, the 64-channel front-end for ICA is designed as same as [43]. However, there is a same problem about time delay of multiplexers and front-end circuits. The architectures of them are decided by ICA processor.

Finally, the AFE IC and DSP IC will be composed together in one chip. In other words, it can use mix signal technology to produce a new chip in order to achieve the targets of lower power, lower noise, and area efficiency.




Figure 5.1 4-channel front-end extends to 64-channel front-end

## Reference

- [1] N. Hooyman and H. Kiyak, Social gerontology: A multidisciplinary perspective, 6th ed.: Allyn & Bacon, 2002.
- [2] 陳寬政, "人口老化的原因與結果," 台灣人口老化問題, pp. 7-28, 2009.
- [3] A. S. Grove, "Efficiency in the Health Care Industries: A View From the Outside," JAMA, vol. 294, pp. 490-492, July 27, 2005 2005.
- [4] Fidopiastis, Cali; Hughes, Charles; , "Workshop 1: Use of psychophysiological measures in virtual rehabilitation, " Virtual Rehabilitation, 2008, pp.xi-xi, 25-27 Aug. 2008
- [5] Malarvili, M.B.; Mesbah, M., "Combining newborn EEG and HRV information for automatic seizure detection," Engineering in Medicine and Biology Society, 2008. EMBS 2008. 30th Annual International Conference of the IEEE, pp.4756-4759, 20-25 Aug. 2008
- [6] Abdullah, H.; Holland, G.; Cosic, I.; Cvetkovic, D., "Correlation of sleep EEG frequency bands and heart rate variability," Engineering in Medicine and Biology Society, 2009. EMBC 2009. Annual International Conference of the IEEE, pp.5014-5017, 3-6 Sept. 2009
- [7] Rankine, L.; Stevenson, N.; Mesbah, M.; Boashash, B., "A Nonstationary Model of Newborn EEG," Biomedical Engineering, IEEE Transactions on , vol.54, no.1, pp.19-28, Jan. 2007
- [8] "Electrocardiography." Internet:  
<http://en.wikipedia.org/wiki/Electrocardiography>, 16 October 2011
- [9] Rajendra Acharya, U., K. Paul Joseph, et al. (2006). "Heart rate variability: a

review." *Medical and Biological Engineering and Computing* 44(12): 1031-1051.

- [10] Roche F, Pichot V, Sforza E, Court-Fortune I, Duverney D, Costes F, Garet M, Barthe´ le´my J-C (2003) Predicting sleep apnoea syndrome from heart period: a time-frequency wavelet analysis. *Eur Respir J* 22:937–942
- [11] G. Strangman, D. A. Boas, and J. P. Sutton, "Non-invasive neuroimaging using near-infrared light," *Biological Psychiatry*, vol. 52, pp. 679-693, 10/1 2002.
- [12] A. Siegel, J. J. Marota, and David Boas, "Design and evaluation of a continuous-wave diffuse optical tomography system," *Opt. Express* 4, 287-298 (1999)
- [13] Lin, Yuanqing; Lech, Gwen; Nioka, Shoko; Intes, Xavier; Chance, Britton; , "Noninvasive, low-noise, fast imaging of blood volume and deoxygenation changes in muscles using light-emitting diode continuous-wave imager," *Review of Scientific Instruments* , vol.73, no.8, pp.3065-3074, Aug 2002
- [14] B.R. Greene, et al., "Combination of EEG and ECG for improved automatic neonatal seizure detection", *Clinical Neurophysiology*, vol. 118, pp.1348-1359, 2007.
- [15] C.-T. Lin, et al., "A Real-Time Wireless Brain-Computer Interface System for Drowsiness Detection," *Biomedical Circuits and Systems, IEEE Transactions on*, vol. 4, pp. 214-222, 2010.
- [16] W.-C. Fang, et al., "A low power biomedical signal processing system-on-chip design for portable brain-heart monitoring

- systems,” International Conference on Green Circuits and Systems , 2010, ICGCS2010, pp.18 – 23, 21-23 June 2010.
- [17] C.W. Chang, et al., “Surface-mounted dry electrode and analog-front-end systems for physiological signal measurements,” Life Science Systems and Applications Workshop, 2009, LiSSA2009, IEEE/NIH, pp. 108 – 111, 9 – 10 April 2009.
- [18] K.A. Ng, et al., “A CMOS analog front-end IC for portable EEG/ECG monitoring applications,” IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 52, pp. 2335-2347, 2005.
- [19] R. R. Harrison, "A low-power, low-noise CMOS amplifier for neural recording applications," in Circuits and Systems, 2002. ISCAS 2002. IEEE International Symposium on, 2002, pp. V-197-V-200 vol.5.
- [20] R.F. Yazicioglu, et al., “A 60  $\mu$ W 60 nV/ $\sqrt{\text{Hz}}$  Readout Front-End for Portable Biopotential Acquisition Systems,” IEEE Journal of Solid-State Circuits, vol. 42, pp. 1100-1110, 2007.
- [21] S.-T. Kao, et al., “A 1.5V 7.5 $\mu$ W programmable gain amplifier for multiple biomedical signal acquisition,” IEEE Biomedical Circuits and Systems Conference, 2009, BioCAS2009, pp. 73 – 76, 26 – 28 Nov. 2009.
- [22] C.-H. Wu, et al., “A Differential Sallen-Key Low-Pass Filter in Amorphous-Silicon Technology,” Display Technology, Journal of, vol. 6, pp. 207-214, 2010.
- [23] 運算放大器原理與應用，張文恭、江昭皚譯，儒林圖書(有)限公司，90年3(月)。



- [24] Abou-Allam, E., El-Masry, E. I. "High CMRR CMOS current operational amplifier," *Electronics Letters*, vol. 30, pp.1042-1043,1994
- [25] R.R. Harrison, et al., "A low-power low-noise CMOS amplifier for neural recording applications," *IEEE Journal of Solid-State Circuits*, vol. 38, pp. 958-965, 2003.
- [26] I. Cota, et al., "Reuse of existing resources for analog BIST of a switch capacitor filter," in *Design, Automation and Test in Europe Conference and Exhibition 2000. Proceedings*, 2000, pp. 226-230.
- [27] C.-C. Huang, et al., "Front-end amplifier of low-noise and tunable BW/gain for portable biomedical signal acquisition," in *Circuits and Systems, 2008. ISCAS 2008. IEEE International Symposium on*, 2008, pp. 2717-2720.
- [28] Hao-Chiao Hong, Member, IEEE, and Guo-Ming Lee "A 65-fJ/Conversion-Step 0.9-V 200-kS/s Rail-to-Rail 8-bit Successive Approximation ADC" *IEEE JOURNAL OF SOLID-STATE CIRCUITS*, VOL. 42, NO. 10, OCTOBER 2007
- [29] A. S. Sedra and K. C. Smith, *Microelectronic Circuits*, 4th Ed., Oxford University Press, 1998.
- [30] Roubik Gregorian and Gabor Temes, "Analog MOS Integrated Circuits for Signal Processing," John Wiley & Sons, Inc., 1986.
- [31] Y.-J. Chen, K.-T. Tang, W.-C. Fang, "An 8uW 100kS/s successive approximation ADC for biomedical applications," in *Life Science Systems and Applications Workshop, 2009. LiSSA 2009. IEEE/NIH*, 2009, pp. 176-178.

- [32] R. Jacob Baker, CMOS Circuit Design, Layout, and Simulation, Wiley-IEEE, 2008.
- [33] Brian P. Ginsburg and Anantha P. Chandrakasan “An Energy-Efficient Charge Recycling Approach for a SAR Converter With Capacitive DAC”
- [34] Ginsburg and Chandrakasan. “An Energy-Efficient Charge Recycling Approach for a SAR Converter With Capacitive DAC” Circuit and System, 2005. ISCAS 2005. IEEE International Symposium on (2005) pp. 184 – 187 vol. 1.
- [35] Hao-Chiao Hong, and Guo-Ming Lee “A 65-fJ/Conversion-Step 0.9-V 200-kS/s Rail-to-Rail 8-bit Successive Approximation ADC” IEEE J. Solid-State Circuit, vol. 42, No. 10, October 2007.
- [36] Yung-Jui, C., T. Kea-Tiong, Wai-Chi, Fang. (2009). “An 8uW 100kS/s successive approximation ADC for biomedical applications.” Life Science Systems and Applications Workshop, 2009. LiSSA 2009. IEEE/NIH.
- [37] Lee, Seon-Kyoo, Park, Seung-Jin, Suh, Yunjae, Park, Hong-June, Sim, Jae-Yoon (2009). “A 1.3uW 0.6V 8.7-ENOB successive approximation ADC in a 0.18um CMOS.” VLSI Circuits, 2009 Symposium on.
- [38] Ginsburg and Chandrakasan. “An Energy-Efficient Charge Recycling Approach for a SAR Converter With Capacitive DAC” Circuit and System, 2005. ISCAS 2005. IEEE International Symposium on (2005) pp. 184 – 187 vol. 1
- [39] A. Rossi and G. Fucili, “Nonredundant successive approximation register for A/D converters,” Electronics letters, vol. 32, no. 12, June 1996

- [40] Chou, et al., "A 1-V low-noise readout front-end for biomedical applications in 0.18 $\mu$ m CMOS," in VLSI Design Automation and Test (VLSI-DAT), 2010 International Symposium on, pp. 295-298.
- [41] Naveen Verma, and Anantha P. Chandrakasan, "An Ultra Low Energy 12-bit Rate-Resolution Scalable SAR ADC for Wireless Sensor Nodes" IEEE J. Solid-State Circuit, vol. 42, No. 6, June 2007.
- [42] Desel, T., Reichel, T., Rudischhauser, S., Hauer, H. "A CMOS nine channel ECG measurement IC," in ASIC, 1996., 2nd International Conference on 115-118 21-24 Oct 1996
- [43] Moosung Chael, Wentai Liu', Zhi Yang', Tungchien Chen', Jungsuk Kim', Mohanasankar Sivaprakasami, Mehmet Yuce4 "A 128-Channel 6mW Wireless Neural Recording IC with On-the-Fly Spike Sorting and UWB Tansmitter," in ISSCC 2008 / SESSION 7 / TD : ELECTRONICS FOR LIFE SCIENCES / 7.9

