

# 高介電值氧化物應用於三五族半導體 金氧半元件之研究

研究生：林鼎鈞

指導教授：張翼 博士

國立交通大學材料科學與工程學系

## 摘要

當傳統半導體如矽發展至 22 奈米結點時將會遇到瓶頸。在眾多的替代材料中，三五族複合物因為擁有優越的特性如高的電子遷移率而備受期待，但由於三五族複合物並沒有原生氧化物的存在，以至於半導體和閘極氧化層之間的界面品質仍有待提升。高介電值氧化物能使元件擁有更高的電容值且能在較厚的物理厚度下仍能維持與二氧化矽相同的平均氧化層厚度；其能減少漏電流並進一步提升元件特性，因此高介電值氧化物做為閘極氧化層應用在三五族複合物半導體上的金氧半元件一直是三五族複合物半導體主要的研究方向。

本實驗中將二氧化鉻及二氧化鈮加上二氧化鉻的閘極堆疊結構做為閘極氧化層沉積在砷化銦鎵上，製作成金氧半結構的電容，接著在不同的快速退火溫度後進行量測與討論；獲得極低的表面捕獲能帶以及磁滯現象。以二氧化鈮加上二氧化鉻的堆疊結構做為閘極氧化層的金氧半場效電晶體的量測結果也將被討論。

# **Study of high-k/III-V MOS devices**

**Student: Ting-Chun Lin**

**Advisor: Dr. Edward Yi Chang**

**Department of Material Science and Engineering**

**National Chiao Tung University**

## **Abstract**

III-V semiconductor material has been researched and considered as the alternative channel material to silicon for complementary Metal-Oxide-Semiconductor (CMOS) applications beyond the 22nm node due to its superior properties. High-k dielectric was introduced as gate dielectrics for III-V material Metal-Oxide-Semiconductor (MOS) structure, because it can maintain the equivalent oxide thickness with thicker physical thickness resulting in the leakage current reduction and the capacitance improvement.

In this study,  $\text{HfO}_2$  and  $\text{CeO}_2$  were used as gate oxides on InGaAs MOS capacitors; the both oxides have the larger dielectric constant than  $\text{Al}_2\text{O}_3$  which is commonly used as gate oxide for III-V materials.  $\text{HfO}_2/\text{InAs}$  MOS capacitors with varied Post Deposition Annealing (PDA) temperatures were demonstrated for the first in this study; low interface trap density and hysteresis were obtained which implies excellent interface quality.  $\text{CeO}_2/\text{HfO}_2$  gate stack structure was introduced as gate dielectrics for InGaAs MOSFET; the design of the stack structure can improve the capacitance meanwhile prevent the diffusion between the oxide and the semiconductor. The MOSFET with  $\text{CeO}_2/\text{HfO}_2$  gate oxide was also fabricated and the measurement results are discussed.

## 誌謝

兩年前興奮的看著錄取榜單彷彿還是昨天的事，轉眼間就到了碩士班生涯的終點站，雖然早已經歷過不同階段的分離但心中仍是百感交集，準備迎接未來的雀躍和脫離學生生涯的惆悵互相交織，碩士班生涯過程中有太多要感謝的人，首先要感謝實驗室的大家長張翼教授，提供如此好的研究環境，讓學生能夠充分學習和發揮，而在研究之餘也安排很多集體出遊讓學生在忙碌的研究生活中能獲得喘息。再來要感謝元件組的大學長林岳欽學長，能給學長帶到真的是一件非常幸運的事，學長的指導總是不帶架子且親和力十足，跟學弟的互動與討論就像家人一般，不慎犯錯學長也不會一味責備而是馬上討論解決辦法，在這邊要祝福學長新婚愉快及往後的人生事業都能順心如意。再來要感謝宋先敏學長，在我初進實驗室還懵懵懂懂的第一年給予我很多不管是課業或是實驗上的協助，祝學長未來事業鴻圖大展也能快快抱得美人歸。再來要感謝我的實驗搭檔盧柏菁，一起攜手在無塵室的無數個日子我永遠也不會忘，雖然實驗過程中經歷無數失敗但也都撐過來了，你對事情的執著也值得我學習，希望你未來的生涯發展可以順順利利。再來要感謝黃冠寧和郭澤耀學弟，很高興能帶到你們兩個好相處也很聽話的學弟，就靠你們把學長的熱情在組內不斷的傳遞下去了，也祝你們未來一年的碩士班生涯可以快樂順心且無往不利。另外還要

感謝 409 辦公室的室友，游宏偉學長、鐘珍珍學姐、許青翔學長，郭俊佑和王韋傑，謝謝你們給我了一個快樂的 409 生涯，雖然中餐常常連吃學校餐廳好幾天，但跟你們做伙，瓜子醬菜都變成山珍海味。另外還要感謝同組的張嘉華學長和謝廷恩學長以及實驗室其他所有曾協助過小弟的成員，沒有你們不會有今天的我。我還要感謝 405 套房的成員，兩隻蜜袋鼯小朋友妮妮和必魯，每當我拖著疲憊的身軀走進家門總是用大眼睛天真的看著我再加上溫暖的飛撲，馬上讓我的不愉快一掃而空。最重要的我還要感謝我的女朋友妹妹，妳的鼓勵和支持好比武當山的靈丹妙藥，讓我在不斷的失敗中能重新站起來，週末相伴的出遊踏青更是一解苦悶的良方，希望我們能一路攜手走下去。最後的最後我要感謝我的家人，奶奶、阿公、阿媽、我最愛的老爸、老媽還有老弟，雖然你們不懂我實驗在做什麼東西，但給我的鼓勵和建議絕對比任何的研究數據更加珍貴，另外還有爺爺在天之靈的一路庇佑，我愛你們！感謝的人實在太多無法一一列出，小弟就先謝天了！

# Contents

<b>Abstract (Chinese) .....</b>	<b>I</b>
<b>Abstract (English).....</b>	<b>II</b>
<b>Acknowledgement.....</b>	<b>III</b>
<b>Contents .....</b>	<b>V</b>
<b>Table Captions.....</b>	<b>VIII</b>
<b>Figure Captions .....</b>	<b>IX</b>
<b>Chapter 1</b>	
<b>    Introduction .....</b>	<b>1</b>
1.1 Background and research motivation.....	1
1.2 Development and challenges of high-k on III-V MOS devices.....	1
1.3 In this thesis.....	3
<b>Chapter2</b>	
<b>    Metal-Oxide-Semiconductor Structure.....</b>	<b>7</b>
2.1 Metal-Oxide-Semiconductor capacitor (MOSCAP) .....	7
2.1.1 Basic structure and operation modes.....	7

2.1.2 MOS capacitor capacitance derivation.....	11
2.1.3 Non-ideal MOS capacitor .....	12
 2.2 Metal-Oxide-Semiconductor Field Effect Transistor	
(MOSFET) .....	14
 2.2.1 Structure and basic operation.....	14
2.2.2 Non-ideal effects of MOSFET device.....	17
 <b>Chapter 3</b>	
 <b>High-k oxide on III-V MOS structure.....</b>	<b>28</b>
3.1 The demands of choosing high-k dielectrics oxide .....	28
3.2 The factors of determining the MOS device's performance .....	30
3.2.1 Capacitance – Gate voltage measurement.....	30
3.2.2 Methods of evaluating the interface trap density ( $D_{it}$ ) ... .....	32
3.2.3 Extract $D_{it}$ from conductance method .....	33
 <b>Chapter4</b>	
 <b>Experimental process .....</b>	<b>38</b>

4.1 MOS capacitor .....	38
4.1.1 Devices structure .....	38
4.1.2 Devices process flow .....	38
4.2 MOSFET .....	39
4.2.1 Devices process flow .....	39

## **Chapter 5**

### **Results and discussion ..... 44**

5.1 Study of high-k/ III-V MOS capacitor .....	44
5.1.1 HfO <sub>2</sub> /n-InAs MOS capacitors with different Post Deposition Annealing (PDA) temperatures .....	44
5.1.2 Improve the capacitance by using CeO <sub>2</sub> as gate oxide on In <sub>x</sub> Ga <sub>1-x</sub> As MOS capacitors.....	46
5.1.3 Study of CeO <sub>2</sub> /HfO <sub>2</sub> gate stack MOS capacitors .....	47
5.2 Study of CeO <sub>2</sub> /HfO <sub>2</sub> gate stack MOSFET .....	50

## **Chapter 6**

<b>Conclusions .....</b>	<b>66</b>
<b>Reference.....</b>	<b>67</b>

# **Tables Caption**

Table 1-1 Comparison for energy band gap and mobility of several channel material candidates .....	6
Table 2-1 Four types of MOSFET modes.....	27
Table 3-1 Comparison the properties of gate oxide candidate .....	35
Table 5-1 Comparison of C-V characteristics for the HfO <sub>2</sub> /n-InAs capacitors with different PDA temperature.....	55



# Figures Caption

Fig 1-1 Moore's law: The numbers of transistor per chip versus years....	5
Fig. 1-2 The ITRS roadmap of CMOS scaling .....	5
Fig 1-3 Drift velocities versus electrical field as a parameter of semiconductors .....	6
Fig. 2-1 Basic Metal-Oxide-semiconductor capacitor structure .....	20
Fig. 2-2 Energy band diagram of an ideal MOS capacitor at $V_G=0$ .....	20
Fig. 2-3 Energy band diagram of an ideal MOS capacitor in accumulation region.....	21
Fig. 2-4 Energy band diagram of an ideal MOS capacitor in depletion region.....	21
Fig. 2-5 Energy band diagram of an ideal MOS capacitor in inversion region.....	22
Fig. 2-6 Energy band diagrams at the surface of a p-type semiconductor .....	22
Fig. 2-7 Cross section of an MOS capacitor showing a simple equivalent circuit of oxide capacitance $C_{ox}$ and semiconductor capacitance $C_D$ in series.....	23
Fig. 2-8 Capacitance versus gate voltage curve for accumulation, depletion, inversion at high and low frequency.....	23
Fig 2-9 Energy band diagram for a MOS capacitor in thermal equilibrium	

.....	24
Fig 2-10 Different kinds of trap charges distribution in MOS structure.	24
Fig 2-11 Basic structure of Metal-Oxide-Semiconductor Field Transistor (MOSFET) .....	25
Fig. 2-12 Transverse electron field and lateral electron field in MOSFET .....	25
Fig 2-13 Barrier heights between the source and drain of <i>on-</i> and <i>off</i> -states .....	26
Fig 2-14 The $I_D$ - $V_D$ characteristic of enhancement-mode n-MOSFET ..	26
Fig.2-15 (a) The $I_D$ - $V_{GS}$ curve of reality and ideal MOSFET <sup>[16]</sup> (b) The band diagram of a p-type substrate MOSFET.....	27
Fig. 3-1 Energy band gap versus Dielectric constant diagram of oxides	35
Fig. 3-2 (a) Predicate band offsets on InAs (b) Predicate band offsets on $HfO_2$ .....	36
Fig.3-3 Schematic experimental and modeled interface state conductance .....	37
Fig 3-4 Equivalent circuits for conductance measurement: (a) MOSCAP with interface trap time constant $\tau_{it}=R_{it}C_{it}$ , (b) simplified circuits of (a), (c) measured circuit, (d) including series $r_s$ resistance and tunnel conductance $G_t$ .....	37
Fig. 4-1 Original epitaxy structure of MOS capacitors .....	42

Fig. 4-2 Process flow of III-V MOS capacitor .....	42
Fig. 4-3 Process flow of III-V MOSFET .....	43
Fig. 5-1 TEM images of HfO <sub>2</sub> on (a) InAs (b) In <sub>0.53</sub> Ga <sub>0.47</sub> As, HfO <sub>2</sub> /InAs MOS capacitor has no inter-layer at oxide/semiconductor interface which exists in HfO <sub>2</sub> / In <sub>0.53</sub> Ga <sub>0.47</sub> As MOS capacitor .....	52
Fig. 5-2 The HfO <sub>2</sub> /InAs MOS capacitors with varied temperature from 400°C to 550°C .....	54
Fig. 5-3 Comparison of HfO <sub>2</sub> /InAs MOS capacitors with different PDA temperature at 100kHz .....	55
Fig. 5-4 XPS spectra of HfO <sub>2</sub> /InAs MOS capacitors with varied PDA temperature from 400°C to 500°C .....	56
Fig. 5-5 The C-V characteristic of CeO <sub>2</sub> /In <sub>0.7</sub> Ga <sub>0.3</sub> As MOS capacitors with different PDA temperature (a) 400°C (b) 500°C.....	57
Fig. 5-6 TEM images and EDX results of 9nm CeO <sub>2</sub> /In <sub>0.7</sub> Ga <sub>0.3</sub> As MOS capacitor with PDA 500°C .....	58
Fig. 5-7 (a) TEM images and EDX results of CeO <sub>2</sub> layer for 6nm CeO <sub>2</sub> / 3nm HfO <sub>2</sub> /In <sub>0.7</sub> Ga <sub>0.3</sub> As MOS capacitor with PDA 500°C.....	59
Fig. 5-7 (b) TEM images and EDX results of HfO <sub>2</sub> layer for 6nm CeO <sub>2</sub> / 3nm HfO <sub>2</sub> /In <sub>0.7</sub> Ga <sub>0.3</sub> As MOS capacitor with PDA 500°C.....	60
Fig. 5-8 The C-V characteristic of 6nm CeO <sub>2</sub> /3nm HfO <sub>2</sub> /n-In <sub>0.7</sub> Ga <sub>0.3</sub> As MOS capacitor.....	61
Fig. 5-9 (a)-(b) Equivalent circuits including interface trap effects, C <sub>it</sub> and	

$R_{it}$ . (c) Low frequency case. (d) High frequency case .....	61
Fig. 5-10 The C-V characteristic of 15nm HfO <sub>2</sub> and 10nm CeO <sub>2</sub> /5nm HfO <sub>2</sub> on (a) n-InAs (b) p-In <sub>0.7</sub> Ga <sub>0.3</sub> As MOS capacitors .....	62
Fig. 5-11 (a) C-V characteristic (b) leakage current of 10nm CeO <sub>2</sub> /5nm HfO <sub>2</sub> on p-In <sub>0.7</sub> Ga <sub>0.3</sub> As MOS capacitor .....	63
Fig. 5-12 (a) The I <sub>D</sub> -V <sub>D</sub> characteristic, V <sub>G</sub> =0V, 0.5V, 1V, 1.5V, 2V (b) transconductance of 5nm CeO <sub>2</sub> /5nm HfO <sub>2</sub> on In <sub>0.7</sub> Ga <sub>0.3</sub> As MOSFET; V <sub>D</sub> =1V .....	64

