

國立交通大學

電子物理學系

碩士論文

動態臨限電壓場效電晶體之
零溫度係數點模型研究

Zero Temperature Coefficient Point
Model of Dynamic Threshold
MOSFETs

研究生： 林琬琦

指導教授： 趙天生 博士

中華民國 100 年 2 月

動態臨限電壓場效電晶體之
零溫度係數點模型研究

**Zero Temperature Coefficient Point Model
of Dynamic Threshold MOSFETs**

研究生：林琬琦 Student: Wan-Chyi Lin

指導教授：趙天生 博士 Advisor: Dr. Tien-Sheng Chao



Submitted to Department of Electrophysics
National Chiao Tung University

In Partial Fulfillment of the Requirements
for the Degree of Master of Science

in Electrophysics

February 2011

Hsinchu, Taiwan, Republic of China.

中華民國 一 百 年 二 月

動態臨限電壓場效電晶體之零溫度係數點模型研究

指導教授：趙天生 博士

研究生：林琬琦

國立交通大學

電子物理研究所

摘要

在本論文中，我們提供三種金氧半場效電晶體的操作模式，分別是 DT-A 模式 ($V_{bs} = 0.7V_{gs}$)、DT-B 模式 ($V_{bs} = V_{gs}$) 以及傳統操作模式。每種操作模式皆搭配三種不同閘極材料，即 polysilicon、TiN 以及 TaC，用以比較不同操作模式以及不同閘極材料對元件的性能的影響。其中，DT-B 模式搭配金屬閘極可以得到非常優良的電性，例如：它能夠提供最佳的臨限電壓變化特性(threshold voltage roll-off)、減少汲極產生的位勢降低量(DIBL) 以及接近理想值的次臨限擺動(subthreshold swing)。然而，在同樣的閘極條件下，DT-A 模式則能擁有最佳化的驅動電流(drive current)。此外，在廣泛的操作溫度範圍下[223K, 398K]，我們進一步地從理論及實驗層面去分探討臨限電壓、汲極產生的位勢降低量以及次臨限擺盪對溫度的相依性。

為了能夠在低溫操作下得到較高的電流增益，我們推演出動態臨限電壓金氧半場效電晶體的零溫度係數點(zero temperature coefficient point) 模型，並且將零溫度係數點在線性區與飽和區的預測理論值與實驗值做比較。在這個縝密的模型分析過程中，我們不僅考慮基板偏壓效應(body bias effect δ)，還修正了飽和區理想電流公式中的次方項。因此，不論是在線性區或者飽和區，我們都得到非常小的誤差值(< 5%)。

Zero Temperature Coefficient Point Model of Dynamic Threshold MOSFETs

Advisor : Dr. Tien-Sheng Chao

Student : Wan-Chyi Lin

Department of Electrophysics
National Chiao Tung University

Abstract

In this work, we provide three operation modes of MOSFET, respectively DT-A mode ($V_{bs} = 0.7V_{gs}$), DT-B mode ($V_{bs} = V_{gs}$), and normal mode, and three gate materials, namely polysilicon, TiN and TaC, to compare their performance. Although DT-B mode accompanied with metal gate shows the excellent characteristics, such as the lowest threshold voltage roll-off, better DIBL and the near ideal value of subthreshold swing, the DT-A mode counterpart exhibits the optimized drive current. Furthermore, the temperature dependence of threshold voltage, DIBL and subthreshold characteristics are investigated both theoretically and experimentally over the wide operation temperature ranges from 223K to 398K.

In addition, in order to obtain high current gain at low operation temperature, we develop a zero temperature coefficient (ZTC) point model for DTMOS to compare with experimental results in the linear and saturation regions. The analysis takes in to the consideration of body bias effect δ and the modification of ideal square-law condition in the saturation region to obtain very small error ($< 5\%$) no matter in the linear or nonlinear region.

誌謝

在這個夜深人靜的失眠夜裡，讓我不禁回顧起飛逝的這兩年碩士生涯。這段類小型社會的日子幫助我增加許多人生歷練。其中，令我最景仰，也最感謝的貴人莫過於我的指導教授——趙天生老師。淵博的學識、廣大的胸襟以及斯文的談吐都是我值得學習的優點。當我的研究遇到瓶頸時，老師就像那窮途末路的一盞明燈，指引我開啟新的視野與道路。老師，由衷地謝謝您。

接下來，我要感謝佛心來的王冠迪學長。無論是碩論，或者是人生態度，他的慈悲與善良都深深感化了我，讓我不再畏懼實驗的艱難，決定昂首闊步地發揚科學家的研究精神。學長，此刻的我深深體會到你真的好偉大，感謝你。好人會有好報的。再者，我要感謝這兩年的心靈導師——江宗育學長。不管是課業、人際關係，或是各種疑難雜症，學長總是用他獨特的幽默感幫助我排解困難。真是一言難盡的感謝。我還要感謝這兩年來帶給我歡笑與淚水，讓我嚐盡酸甜苦辣的實驗室同仁們：郭柏儀學長、高國興學長、呂宜憲學長、林哲緯學長、吳翊鴻學長、呂侑倫學長、廖家駿學長、顏立丞學長、林岷臻學姐、黃士安學長、葉啟瑞學長、楊才民學長、林玉喬學姐、時璟、聿民、政昌、立盈、肉肉、添舜、芳昌、其儒……等。感謝你們強大的包容心及忍耐力，讓我留下許多溫馨美好的回憶，以及簇繁不及備載的經典畫面。真的很謝謝你們。

接著，我要向我的父母親——林憲堂先生以及詹玉勉女士獻上最深的謝意。感謝你們這二十四年的養育與栽培，才成就今日的我。祝福我的母親身體健康，容光煥發，青春永駐。

最後，我要特別感謝我的男朋友——曾信傑。因為有你的陪伴，讓我這兩年的喜怒哀樂都不孤單；不僅徹夜陪我分析問題，還帶給我許多生活樂趣，多虧有你這位義氣相挺的生活伴侶，讓我總是充滿活力。謝謝你。祝福你大展鴻圖，飛黃騰達。

Contents

<i>Abstract (Chinese)</i>	<i>I</i>
<i>Abstract (English)</i>	<i>II</i>
<i>Acknowledgements (Chinese)</i>	<i>III</i>
<i>Contents</i>	<i>IV</i>
<i>Table Caption</i>	<i>VII</i>
<i>Figure Caption</i>	<i>VII</i>

Chapter 1 Introduction

1.1 General Backgrounds

<i>1.1.1 High-K Dielectric/ Metal Gate</i>	<i>1</i>
<i>1.1.2 Dynamic Threshold Voltage MOS (DTMOS)</i>	<i>1</i>
<i>1.1.3 Low Temperature Operation</i>	<i>3</i>
<i>1.1.4 Zero Temperature Coefficient Point (ZTC point)</i>	<i>3</i>
<i>1.2 Organization of the Thesis</i>	<i>4</i>

Chapter 2 Performance of DTMOS with Polysilicon and Metal Gates under Different Operation Temperatures and Body Bias Effects

2.1 Introduction

<i>2.1.1 Backgrounds</i>	<i>5</i>
<i>2.1.2 Motivation</i>	<i>6</i>

2.2 Experiment

<i>2.2.1 Device Fabrication</i>	<i>7</i>
<i>2.2.2 Measurement Setup</i>	<i>7</i>

2.3 Results and Discussions

2.3.1	<i>The Comparison of Performance for DTMOS with Polysilicon and Metal Gates under Different Body Bias Effects</i>	
2.3.1.1	<i>Characteristics of Drain Current</i>	8
2.3.1.2	<i>Characteristics of Threshold Voltage</i>	9
2.3.1.3	<i>Characteristics of Drain Induced Barrier Lowering (DIBL)</i>	12
2.3.1.4	<i>Characteristics of Subthreshold Swing</i>	13
2.3.2	<i>Comparison of Performance for DTMOS under Different Operation Temperatures</i>	14
2.3.3	<i>Existence of ZTC point for DTMOS</i>	15
2.4	<i>Summary</i>	15
Chapter 3	<i>The Compact Modeling of ZTC Point for DTMOS</i>	
3.1	<i>Introduction</i>	
3.1.1	<i>Backgrounds</i>	59
3.1.2	<i>Motivation</i>	61
3.2	<i>Measurement Setup</i>	62
3.3	<i>Results and Discussions</i>	
3.3.1	<i>The Drain Current Model of DTMOS</i>	62
3.3.2	<i>The ZTC Point Model of DTMOS</i>	67
3.3.3	<i>Parameter Extraction Setup</i>	72
3.3.4	<i>The ZTC Point Measurements of DTMOS</i>	74
3.4	<i>Summary</i>	75
Chapter 4	<i>Conclusion and Future Work</i>	
4.1	<i>Conclusion</i>	99

4.2 Suggestions for Future Work.....99

References.....101

Vita (Chinese).....105




Table Captions

Chapter 2

Table 2.1 Effective work function lists.....18

Chapter 3

Table 3.1 N_i (cm^{-3}) and $2\phi_{fp}$ (V) lists for polysilicon gate at different temperatures.....77

Table 3.2 Extracted parameters for (a) DT-NMOS and (b) DT-PMOS.....88

Table 3.3 Comparison of the ZTC point between theoretical value and experimental value for (a) DT-NMOS and (b) DT-PMOS.....97

Table 3.4 Drain current at ZTC point for (a) DT-NMOS and (b) DT-PMOS.....98



Figure Caption

Chapter 2

Fig. 2-1 Drain current versus gate voltage for NMOS with (a) polysilicon (b) TaC (c) TiN gate under normal, DT-A and DT-B modes. The operation temperature is fixed at 223K.17

Fig. 2-2 Threshold voltage versus gate length for NMOS with (a) polysilicon (b) TaC (c) TiN gate under normal, DT-A and DT-B modes. The operation temperature is fixed at 223K.....19

Fig. 2-3 High frequency C-V characteristics at 1 MHz for NMOS with (a) polysilicon (b) TaC (c) TiN gate.....20

Fig. 2-4 Threshold voltage versus gate length for PMOS with (a) polysilicon (b) TaC (c) TiN gate under normal, DT-A and DT-B modes. The operation temperature is fixed at 223K.....21

Fig. 2-5 High frequency C-V characteristics at 1 MHz for PMOS with (a) polysilicon (b) TaC (c) TiN gate.....22

Fig. 2-6 δ of polysilicon, TaC, and TiN gates over a range of operation temperatures from 298K to 398K for (a) NMOS (b) PMOS.....23

Fig. 2-7 Threshold voltage roll-off characteristics of (a) NMOS (b) PMOS with polysilicon, TaC and TiN gate under normal, DT-A and DT-B modes, respectively. The operation temperature is fixed at 223K.....24

Fig. 2-8 DIBL versus gate length for NMOS with (a) polysilicon (b) TaC (c) TiN gate under normal, DT-A and DT-B modes. The operation temperature is fixed at 223K.25

Fig. 2-9 DIBL versus gate length for PMOS with (a) polysilicon (b) TaC (c) TiN gate under normal, DT-A and DT-B modes. The operation temperature is fixed at 223K.26

Fig. 2-10 DIBL of (a) NMOS (b) PMOS with polysilicon, TaC and TiN gate under normal, DT-A and DT-B modes, respectively. The operation temperature is fixed at 223K.27

Fig. 2-11 Subthreshold swing versus gate length for NMOS with (a) polysilicon (b) TaC (c) TiN gate under normal, DT-A and DT-B modes. The operation temperature is fixed at 223K.....28

Fig. 2-12 Subthreshold swing versus gate length for PMOS with (a) polysilicon (b) TaC (c) TiN gate under normal, DT-A and DT-B modes. The operation temperature is fixed at 223K.....29

Fig. 2-13 Subthreshold swing of (a) NMOS (b) PMOS with polysilicon, TaC and TiN gate under normal, DT-A and DT-B modes, respectively. The operation temperature is fixed at 223K.....30

Fig. 2-14 Threshold voltage versus gate length for NMOS with polysilicon gate under (a) normal (b) DT-A (c) DT-B gate mode for different temperatures. The operation temperatures are fixed at 223K, 298K, 348K, and 398K, respectively.....31

Fig. 2-15 Threshold voltage versus gate length for NMOS with TaC gate under (a) normal (b) DT-A (c) DT-B gate mode for different temperatures. The operation temperatures are fixed at 223K, 298K, 348K, and 398K, respectively.....32

Fig. 2-16 Threshold voltage versus gate length for NMOS with TiN gate under (a) normal (b) DT-A (c) DT-B gate mode for different temperatures. The operation temperatures are fixed at 223K, 298K, 348K, and 398K, respectively.....33

Fig. 2-17 Threshold voltage roll-off for NMOS with (a) polysilicon (b) TaC (c) TiN gate under normal, DT-A, DT-B gate mode for different operation temperatures. The operation temperatures are fixed at 223K, 298K, 348K, and 398K, respectively.....34

Fig. 2-18 Threshold voltage versus gate length for PMOS with polysilicon gate under (a) normal (b) DT-A (c) DT-B gate mode for different temperatures. The operation temperatures are fixed at 223K, 298K, 348K, and 398K, respectively.....35

Fig. 2-19 Threshold voltage versus gate length for PMOS with TaC gate under (a) normal (b) DT-A (c) DT-B gate mode for different temperatures. The operation temperatures are fixed at 223K, 298K, 348K, and 398K, respectively.....36

Fig. 2-20 Threshold voltage versus gate length for PMOS with TiN gate under (a) normal (b) DT-A (c) DT-B gate mode for different temperatures. The operation temperatures are fixed at 223K, 298K, 348K, and 398K, respectively.....37

Fig. 2-21 Threshold voltage roll-off for PMOS with (a) polysilicon (b) TaC (c) TiN gate under normal, DT-A, DT-B gate mode for different operation temperatures. The operation temperatures are fixed at 223K, 298K, 348K, and 398K, respectively.....38

Fig. 2-22 DIBL versus gate length for NMOS with polysilicon gate under (a) normal (b) DT-A (c) DT-B gate mode for different temperatures. The operation temperatures are fixed at 223K, 298K, 348K, and 398K, respectively.....39

Fig. 2-23 DIBL versus gate length for NMOS with TaC gate under (a) normal (b) DT-A (c) DT-B gate mode for different temperatures. The operation temperatures are fixed at 223K, 298K, 348K, and 398K, respectively.....40

Fig. 2-24 DIBL versus gate length for NMOS with TiN gate under (a) normal (b) DT-A (c) DT-B gate mode for different temperatures. The operation temperatures are fixed at 223K, 298K, 348K, and 398K, respectively.....41

Fig. 2-25 DIBL for NMOS with (a) polysilicon (b) TaC (c) TiN gate under normal, DT-A, DT-B gate mode for different operation temperatures. The operation temperatures are fixed at 223K, 298K, 348K, and 398K, respectively.....42

Fig. 2-26 DIBL versus gate length for PMOS with polysilicon gate under (a) normal (b) DT-A (c) DT-B gate mode for different temperatures. The operation temperatures are fixed at 223K, 298K, 348K, and 398K, respectively.....43

Fig. 2-27 DIBL versus gate length for PMOS with TaC gate under (a) normal (b) DT-A (c) DT-B gate mode for different temperatures. The operation temperatures are fixed at 223K, 298K, 348K, and 398K, respectively.....44

Fig. 2-28 DIBL versus gate length for PMOS with TiN gate under (a) normal (b) DT-A (c) DT-B gate mode for different temperatures. The operation temperatures are fixed at 223K, 298K, 348K, and 398K, respectively.....45

Fig. 2-29 DIBL for PMOS with (a) polysilicon (b) TaC (c) TiN gate under normal, DT-A, DT-B gate mode for different operation temperatures. The operation temperatures are fixed at 223K, 298K, 348K, and 398K, respectively.....46

Fig. 2-30 Subthreshold swing versus gate length for NMOS with polysilicon gate under (a) normal (b) DT-A (c) DT-B gate mode for different temperatures. The operation temperatures are fixed at 223K, 298K, 348K, and 398K, respectively47

Fig. 2-31 Subthreshold swing versus gate length for NMOS with TaC gate under (a) normal (b) DT-A (c) DT-B gate mode for different temperatures. The operation temperatures are fixed at 223K, 298K, 348K, and 398K, respectively48

Fig. 2-32 Subthreshold swing versus gate length for NMOS with TiN gate under (a) normal (b) DT-A (c) DT-B gate mode for different temperatures. The operation temperatures are fixed at 223K, 298K, 348K, and 398K, respectively49

Fig. 2-33 Subthreshold swing for NMOS with (a) polysilicon (b) TaC (c) TiN gate under normal, DT-A, DT-B gate mode for different operation temperatures. The operation temperatures are fixed at 223K, 298K, 348K, and 398K, respectively50

Fig. 2-34 Subthreshold swing versus gate length for PMOS with polysilicon gate under (a) normal (b) DT-A (c) DT-B gate mode for different temperatures. The operation temperatures are fixed at 223K, 298K, 348K, and 398K, respectively51

Fig. 2-35 Subthreshold swing versus gate length for PMOS with TaC gate under (a) normal (b) DT-A (c) DT-B gate mode for different temperatures. The operation temperatures are fixed at 223K, 298K, 348K, and 398K, respectively52

Fig. 2-36 Subthreshold swing versus gate length for PMOS with TiN gate under (a) normal (b) DT-A (c) DT-B gate mode for different temperatures. The operation temperatures are fixed at 223K, 298K, 348K, and 398K, respectively53

Fig. 2-37 Subthreshold swing for PMOS with (a) polysilicon (b) TaC (c) TiN gate under normal, DT-A, DT-B gate mode for different operation temperatures. The operation temperatures are fixed at 223K, 298K, 348K, and 398K, respectively54

Fig. 2-38 Ion-Ioff characteristics of TiN gate NMOS at (a) 223K (b) 298K (c) 348K (d) 398K.....	55
Fig. 2-39 Drain current versus gate voltage for TiN gate NMOS with different gate bias and different operation temperatures under (a) normal (b) DT-C mode. The sweep range of gate bias is from 0.8V to 1.4V, and the operation temperatures are fixed 298K, 348K, and 398K, respectively.....	57
Fig. 2-40 Drain current versus drain voltage for TiN gate NMOS with different gate bias and different operation temperatures under (a) normal (b) DT-C mode. The sweep range of gate bias is from 0.8V to 1.4V, and the operation temperatures are fixed 298K, 348K, and 398K, respectively.....	58
Chaper 3	
Fig. 3-1 Equivalent circuits used to evaluate the effect of substrate bias on MOS I-V characteristics.....	76
Fig. 3-2 Threshold voltage versus temperature for NMOS with (a) polysilicon (b) TaC (c) TiN gate under different body bias. The sweep range of body bias is from 0V to 0.6V.....	78
Fig. 3-3 Threshold voltage versus temperature for PMOS with (a) polysilicon (b) TaC (c) TiN gate under different body bias. The sweep range of body bias is from 0V to 0.6V.....	79
Fig. 3-4 Threshold voltage versus body bias for NMOS with (a) polysilicon (b) TaC (c) TiN gate for different operation temperatures. The operation temperatures are fixed 298K, 318K, 338K, 358K, and 398K, respectively.....	80
Fig. 3-5 Threshold voltage versus body bias for PMOS with (a) polysilicon (b) TaC (c) TiN gate for different operation temperatures. The operation temperatures are fixed 298K, 318K, 338K, 358K, and 398K, respectively.....	81

Fig. 3-6 Averaged values of minus body effect parameter versus temperature for NMOS with (a) polysilicon (b) TaC (c) TiN gate material. The sweep range of body bias is from 0V to 0.6V.....	82
Fig. 3-7 Averaged values of minus body effect parameter versus temperature for PMOS with (a) polysilicon (b) TaC (c) TiN gate material. The sweep range of body bias is from 0V to 0.6V.....	83
Fig. 3-8 Transconductance versus gate voltage for NMOS with (a) polysilicon (b) TaC (c) TiN gate under normal mode for different operation temperatures. The operation temperatures are fixed 298K, 318K, 338K, 358K, and 398K, respectively.....	84
Fig. 3-9 Transconductance versus gate voltage for PMOS with (a) polysilicon (b) TaC (c) TiN gate under normal mode for different operation temperatures. The operation temperatures are fixed 298K, 318K, 338K, 358K, and 398K, respectively.....	85
Fig. 3-10 Drain current versus drain voltage for NMOS with (a) polysilicon (b) TaC (c) TiN gate material under normal mode with different gate bias. The sweep range of gate bias is from 1V to 1.6V.....	86
Fig. 3-11 Drain current versus drain voltage for PMOS with (a) polysilicon (b) TaC (c) TiN gate material under normal mode with different gate bias. The sweep range of gate bias is from -1V to -1.6V.....	87
Fig. 3-12 Drain current versus gate voltage for DT-NMOS with (a) polysilicon (b) TaC (c) TiN gate for different operation temperatures. The operation temperatures are fixed 298K, 318K, 338K, 358K, and 398K, respectively and the applied drain voltage is 0.1V.....	89
Fig. 3-13 Drain current versus gate voltage for DT-NMOS with (a) polysilicon (b) TaC (c) TiN gate for different operation temperatures. The operation temperatures are	

fixed 298K, 318K, 338K, 358K, and 398K, respectively and the applied drain voltage is 1.2V.....	90
Fig. 3-14 Drain current versus gate voltage for DT-PMOS with (a) polysilicon (b) TaC (c) TiN gate for different operation temperatures. The operation temperatures are fixed 298K, 318K, 338K, 358K, and 398K, respectively and the applied drain voltage is -0.1V.....	91
Fig. 3-15 Drain current versus gate voltage for DT-PMOS with (a) polysilicon (b) TaC (c) TiN gate for different operation temperatures. The operation temperatures are fixed 298K, 318K, 338K, 358K, and 398K, respectively and the applied drain voltage is -1.2V.....	92
Fig. 3-16 Experimental value of ZTC point versus body bias for NMOS with (a) polysilicon (b) TaC (c) TiN gate. The applied drain voltage is 0.1V.....	93
Fig. 3-17 Experimental value of ZTC point versus body bias for NMOS with (a) polysilicon (b) TaC (c) TiN gate. The applied drain voltage is 1.2V.....	94
Fig. 3-18 Experimental value of ZTC point versus body bias for PMOS with (a) polysilicon (b) TaC (c) TiN gate. The applied drain voltage is -0.1V.....	95
Fig. 3-19 Experimental value of ZTC point versus body bias for NMOS with (a) polysilicon (b) TaC (c) TiN gate. The applied drain voltage is -1.2V.....	96

Chapter 1

Introduction

1.1 General Background

1.1.1 High-K Dielectric/ Metal Gate

As CMOS device are scaled down, the conventional polysilicon/oxide gate stack suffers from high gate leakage current, intolerable resistive-capacitive delay, poly depletion, and Boron penetration especially for PMOS [1].

The use of high-K dielectric collocating with metal gate is becoming increasingly necessary to reduce gate leakage, poly depletion effect and gate resistivity at very thin oxide. As a result, metal gate/ high-k stacks are being heavily pursued recently, and the identification of suitable N/P metals is the most challenging task due to that the metal gates to replace n+ and p+ poly for bulk CMOS devices must have correct work functions; they have to fall within 0.2 eV of silicon conduction and valence band edges, even after a high-temperature anneal during source/drain activation [2-4].

1.1.2 Dynamic Threshold Voltage MOS (DTMOS)

During the past few years, demand for high-performance and low-power digital systems has grown rapidly. The low-power-consumption approach is intended for battery-operated applications, such as laptop and notebook computers as well as personal communication systems. While the high-performance approach is appropriate for applications such as microprocessors, power consumption is now becoming a critical parameter.

Power supply scaling is the most common approach for reducing power. This is due

to the fact that in CMOS digital circuits, delivered power is proportional to the square of power supply voltage:

$$P = C_L V_{dd}^2 f_d \quad (\text{eq. 1-1})$$

where P is the power consumed by one gate, C_L is the total switching capacitance of the gate, V_{dd} is the power supply voltage, and f_d is averaged cooperating frequency of that gate.

Since reducing power supply voltage to below three times the threshold voltage will degrade circuit speed significantly, scaling of the power supply should be accompanied by threshold voltage reduction. However, the lower limit for threshold voltage is set by the amount of off-state leakage current that can be tolerated. It is seen that if standard MOSFETs are used, a lower bound for power supply voltage or a larger leakage current become inevitable.

To extend the lower bound of power supply to ultra-low voltages (0.7V and below), we propose a dynamic threshold voltage MOS (DTMOS). By shorting the gate to the body, the threshold voltage operated under the dynamic threshold (DT) mode is reduced by forward biasing of the body, so its current drive can be significantly enhanced in the on state; on the other hand, since the device exhibits normal threshold voltage in the off state, low standby power consumption is maintained. It actually improves the circuit speed without compromising the standby power consumption. Furthermore, steep subthreshold slope, high carrier mobility, and other improved electric characteristic are available in the DT transistor because gate bias is applied to the silicon body [5-7].

1.1.3 Low Temperature Operation

With CMOS device performance gains becoming increasingly difficult to gather as a direct profit of dimensional scaling, one suggestion for improving device performance is operation at reduced temperatures, that offers decreased junction leakage, sharper subthreshold turn-off transition, higher switching speed due to increased carrier mobility and decreased electrical resistance, and increased reliability due to exponential slow down of thermally activated processes such as diffusion, electromigration, and chemical reaction. Furthermore, low-temperature CMOS (LT-CMOS) is also unconditionally latch up-free because of the decreased bipolar gains of the parasitic transistors. According to above, LT-CMOS with sub-micrometer channel lengths offer great promise for high-density, high-performance, and reliable VLSI logic systems [8-9].

1.1.4 Zero Temperature Coefficient Point (ZTC point)

There is a growing need in a number of important industries for integrated electronics that can operate reliably for extended periods under severe environmental conditions. Among these are the automobile, the earth and space exploration (probes), the geothermal exploration, the aircraft engine, and the nuclear reactor industries. Considerable progress has been made in recent years towards characterizing silicon CMOS technologies for wide temperature range operation. Accurate analytical and experimental studies have revealed that most digital, and many analogue, VLSI circuits can be operated satisfactorily up to 250°C and beyond [10-12]. In addition, because conventional bipolar and weak inversion MOSFET derived, band gap-reference circuits are highly sensitive to leakage currents, they are useful over relatively narrow temperature ranges, and therefore inadequate for our purposes [13].

It is desirable to drive circuits designed for high temperature applications. It is a well established experimental fact that n and p-channel MOSFETs exhibit zero-temperature-coefficient (ZTC) points where the drain currents shows zero or very small variation with temperature in the linear and saturation regions. This criterion ensures that circuit parameters such as the offset voltage drift are less sensitive to the device matching tolerance [11-15].

1.2 Organization of the Thesis

By comparing the experimental data with theoretical concepts, we present a detailed study of the dependence of gate material and operation mode on the electric characteristics, such as threshold voltage, DIBL, and subthreshold swing, respectively. Here we will demonstrate the experimental results at 223K with excellent electrical characteristics.

Extending the above issue, we start to discuss the influence of temperature on the electric characteristics over the temperature range from 223K to 398K, and the results would encourage us to start the anticipation of ZTC point for DTMOS in the next section.

In the last part, for DTMOS, we first deduce a drain current model, and then present the analytical and experimental investigations of the ZTC point in the linear and saturation regions. We take into accounts of the parameters which depend on temperature, such as threshold voltage, mobility, and the body effects for the analysis; moreover, here show a series steps to extract those parameters. Finally we compare and analyze the ZTC bias values extracted from the theory and experimental results respectively.

Chapter 2

Performance of DTMOS with Polysilicon and Metal Gates under Different Operation Temperatures and Body Bias Effects

2.1 Introduction

2.1.1 Backgrounds

Among many metal gate materials, TiN is a very attractive candidate of mid-gap materials because of its excellent thermal stability, low resistivity and high CMOS-process compatibility [16-17]; also, TaC has been reported as a promising n-type material. On the other hand, speaking of high-k materials, Hf-based materials are more likely to be introduced in high-K/ metal gate application due to their good stability and compatibility with the conventional polysilicon gate process [2-3]. According to above, we will discuss the device characteristic issues of three different gate materials such as polysilicon, TaC, and TiN with HfSiON, respectively.

As to operation mode, even if DTMOS has big superiority, unfortunately, this device has a main drawback that the leakage current of the forward-biased p-n junction at the source fatally increases while $V_{bs} > 0.7V$ [5][7]. Therefore, the supplied voltage must be limited to make eq. 2-1 be tenable as shown as following:

$$V_{bs} \leq 0.7V \quad (\text{eq. 2-1})$$

As a result, the validation range of α could be expressed as following:

$$V_{bs} = \alpha V_{gs}, \text{ and } 0 \leq \alpha \leq 1 \quad (\text{eq. 2-2})$$

As V_{gs} is fixed, low value of α would result in low V_{bs} , which prevents the DTMOS from enjoying a large threshold voltage reduction in on-state, and thus minimizes the current gain, but that actually could increase its upper limit of V_{gs} . As a result, there are three operation modes existing, respectively DT-A mode ($\alpha = 0.7$), DT-B mode ($\alpha = 1$), and normal mode ($\alpha = 0$), to discuss the trade-off between threshold voltage reduction and upper limit of gate voltage.

Reference to operation environment temperature, although the operation at low temperature brings about many preferential benefits, while the temperature approaching absolute zero, silicon FET's would exhibit freezeout of mobile carriers in nondegenerate substrates [9]; furthermore, below 200 K, the relationship between the inverse mobility and the vertical field for n-channel devices is modified presumably due to the change of the scattering mechanism, and the traditional deduction of mobility has not been suitable anymore [18]. Therefore, we lower the operation temperature only to 223K to avoid the freezeout problem and additional scattering mechanisms, and then freely enjoy the mentioned benefits from low temperature operation.

2.1.2 Motivation

According to above, high-K/ metal gate arranging in pairs DT-operation at low temperature may obtain very excellent current gain, especially when the applied gate bias surpasses the ZTC point bias. We will compare the fit and unfit quality of polysilicon and metal gates, and simultaneously discuss those advantages and disadvantages of normal and DT modes to figure out the trade-off.

2.2 Experiment

2.2.1 Device fabrication

All transistors used in this work were fabricated by state-of-the-art 300 mm wafer foundry technology. HfSiO with Hf/(Hf+Si) ratio of 50% was annealing under NH_3 . The high-K and 100Å metal films were deposited by atomic-layer deposition (ALD) with 40 cycles and physical vapor deposition (PVD) techniques, respectively, followed by a 1000 Å polysilicon cap layer. In addition, before deposited the high-K dielectric, the chemical oxide was used as the interfacial layer. After gate patterning, halo implantation was used to optimize the short channel control. Eventually, a high-temperature annealing during source/drain activation and BEOL followed.

2.2.2 Measurement setup

First, we set three operation modes, namely DT-A mode ($\alpha = 0.7$), DT-B mode ($\alpha = 1$), and normal mode ($\alpha = 0$). Here, the threshold voltage is defined by constant current method [$I_d = 40(\frac{W}{L})$ nA] which painstakingly makes drain current independent of device geometry, and the measurement is simple with only one voltage measurement necessary.

In addition, the definition of drain induced barrier lowering (DIBL) and subthreshold swing (SS) are as following:

$$\text{DIBL} \equiv \left. \frac{\Delta V_t}{\Delta V_{ds}} \right|_{V_{ds}=0.1 \text{ and } 0.7 \text{ V}} \quad (\text{def. 2-1})$$

and

$$\text{SS} \equiv \left(\frac{\partial \log I_d^{\text{sub}}}{\partial V_{gs}} \right)^{-1} \quad (\text{def. 2-2})$$

We would extract DIBL and subthreshold swing from $I_d - V_{gs}$ curves measured by Keithley 4200 semiconductor parameter analyzer over wide operation temperature ranges from 223K to 398K.

Finally, CV characteristics are measured at a frequency of 1MHz with different metal gate devices to extract the equivalent oxide thicknesses and discuss the gate control capability.

2.3 Results and Discussions

2.3.1 The Comparison of Performance for DTMOS with Polysilicon and Metal Gates under Different Body Bias Effects

2.3.1.1 Characteristics of Drain Current

Fig. 2-1 shows the characteristics of $I_d - V_{gs}$ with polysilicon, TaC, and TiN gates under DT-mode, respectively. In DT-mode with connecting gate to bulk together, due to the threshold voltage is a function of V_{bs} , the higher V_{bs} would reduce the body charge and thus the threshold voltage.

The reduction of body charge would lead to a lower effective normal field in the device and bring on the higher carrier mobility. The normal field could be expressed as following:

$$E_{\text{eff,normal}} \equiv \frac{Q_B + \frac{Q_n}{2}}{\epsilon_s} \quad (\text{eq. 2-3})$$

In addition, the net result of threshold voltage reduction is effective to increase the inversion charge or equivalently the gate capacitance as shown in eq. 2-4, and provide an effectively thinner gate oxide for DTMOS [5].

$$dQ_n = C_{ox} \left(\partial V_{gs} - \frac{\partial V_t}{\partial V_{gs}} \right) = C_{ox} \left(\partial V_{gs} + \left| \frac{\partial V_t}{\partial V_{gs}} \right| \right) \quad (\text{eq. 2-4})$$

The improvements of mobility and inversion charge lead to a higher current drive in DTMOS, especially under DT-B mode which has the highest body bias while V_{gs} is fixed. Moreover, low temperature operation and metal gate actually further enhance the performance [19].

However, we have forbidden that $V_{bs} > 0.7V$, so, although higher value of α brings about higher reduction of threshold voltage and higher drain current gain, but it also reduces the upper bound of V_{gs} and thus the corresponding on-state drain current.

2.3.1.2 Characteristics of Threshold Voltage

The theoretical threshold voltage for large-geometry, n-channel device on uniformly doped substrates with body bias $V_{bs} = \alpha V_{gs}$ is expressed as [20]:

$$\begin{aligned} V_t &= V_{fb} + 2\phi_{fp} + \frac{\sqrt{2 \epsilon_{Si} q N_a (2\phi_{fp} - \alpha V_{gs})}}{C_{ox}} \\ &= \phi_{ms} - \frac{Q_{ss}}{C_{ox}} + 2\phi_{fp} + \frac{\sqrt{2 \epsilon_{Si} q N_a (2\phi_{fp} - \alpha V_{gs})}}{C_{ox}} \end{aligned} \quad (\text{eq. 2-5})$$

ϕ_{ms} is the working function difference between the gate material and the bulk semiconductor; V_{fb} is the flat band voltage; ϕ_{fp} is the potential difference between the Fermi level and the intrinsic Fermi level of the bulk semiconductor; C_{ox} is the gate oxide capacitance; Q_{ss} is the fixed oxide charge, and N_a is the channel doping concentration.

Here, supposing Q_{ss} , N_a , and ϕ_{fp} of the three devices are the same, for a low threshold voltage, it's preferable to have low ϕ_{ms} , high C_{ox} , and high α . As shown

in Table 2.1 [2][3][21] and Fig. 2-2, ϕ_{ms} actually induces the profoundest influence on threshold voltage. So, even though polysilicon gate device shows the lowest C_{ox} in Fig. 2-3 due to poly-depletion capacitance [22], still has the lowest threshold voltage among the three devices. Similar results for PMOS are shown in Fig. 2-4 and 2-5.

Before discussing V_t roll-off, we need to know how the gate influences the formation of inversion layer under DT-mode. In subthreshold region, V_{bs} would lower the potential barrier height of the source node [23]:

$$\phi_{source} = \phi_{source\ o} - V_{bs} \quad (\text{eq. 2-6})$$

$\phi_{source\ o}$ is the intrinsic potential of source node. In the thermal equilibrium ($V_{gs} = 0, V_{fb} = 0$):

$$\phi_{source\ o} - \phi_s = \phi_{bi} \quad (\text{eq. 2-7})$$

ϕ_s is the surface potential, and ϕ_{bi} is the intrinsic potential of p-n⁺ junction for p type substrate and n⁺ type source region.

On other hand, the influences of body bias on surface potential is negligible due to no inversion charge, so ϕ_s can be consider as a function of only normal bias [20][23]. In addition, the lowing of ϕ_{source} induced by V_{bs} could promote the formation of inversion layer, so we define the gate control capability of DTMOS in subthreshold region as following:

$$\text{Gate control capability}|_{sub} \equiv \frac{d\phi_s}{dV_{gs}} + \left(-\frac{d\phi_{source}}{dV_{gs}} \right) \quad (\text{def. 2-3})$$

We know that applying V_{bs} to the substrate is equivalent to dropping the voltages of all other node of the device, namely, gate, drain, and source, by V_{bs} . So, now the

normal bias equals $V_{gs} - V_{bs}$ [23], and we have the following relationship:

$$V_{gs} - V_{bs} - V_{fb} = V_{gs} - \alpha V_{gs} - V_{fb} = \phi_s + \frac{\sqrt{2\epsilon_{Si}qN_a\phi_s}}{C_{ox}} \quad (\text{eq. 2-8})$$

Differentiating eq.2-8 with respect to V_{gs} yields:

$$1 - \alpha = \frac{d\phi_s}{dV_{gs}} + \frac{d\phi_s}{dV_{gs}} \frac{\sqrt{\epsilon_{Si}qN_a}}{C_{ox}} \frac{1}{2\phi_s} = \frac{d\phi_s}{dV_{gs}} \left(1 + \frac{C_d}{C_{ox}}\right) \quad (\text{eq. 2-9})$$

C_d is the capacitance of depletion layer. The relative change of ϕ_s and V_{gs} is calculated as:

$$\frac{d\phi_s}{dV_{gs}} = \frac{1-\alpha}{1+\frac{C_d}{C_{ox}}} \quad (\text{eq. 2-10})$$

On the other hand, the relative change of ϕ_{source} and V_{gs} is calculated as following:

$$-\frac{d\phi_{source}}{dV_{gs}} = \frac{d(\phi_{source} - V_{bs})}{dV_{gs}} = \frac{d(\phi_{source} - \alpha V_{gs})}{dV_{gs}} = \frac{d\alpha V_{gs}}{dV_{gs}} = \alpha \quad (\text{eq. 2-11})$$

So, def. 2-3 is calculated as:

$$\frac{d\phi_s}{dV_{gs}} + \left(-\frac{d\phi_{source}}{dV_{gs}}\right) = \frac{1-\alpha}{1+\frac{C_d}{C_{ox}}} + \alpha = \frac{1+\alpha\frac{C_d}{C_{ox}}}{1+\frac{C_d}{C_{ox}}} \quad (\text{eq. 2-12})$$

According to eq. 2-7, while $(\phi_{source} - \phi_s)$ equals $(\phi_{bi} - 2\phi_{fp})$, a large amount of electrons inject to the surface from source node, and then inversion layer is formed. Now V_{bs} would influences not only ϕ_{source} but also ϕ_s due to the injection of inversion charge. Finally the surface potential begins to couple with the body bias.

From mathematics viewpoint, according to eq. 2-12, lower $\frac{C_d}{C_{ox}}$ and higher α could increase the result value. Furthermore, we use body effect parameter as following to figure out the gate control capability:

$$\delta \equiv \frac{\partial V_t(V_{bs})}{\partial V_{sb}} = \frac{\sqrt{\frac{q\epsilon_{si}Na}{2(2\phi_{fp}-V_{bs})}}}{C_{ox}} = \frac{C_d}{C_{ox}} \quad (\text{def. 2-4})$$

As shown in Fig. 2-6, metal gates would have better gate control capability, especially at low temperature, and thus improve the V_t roll-off as in Fig. 2-7.

Ideally, if α equals 1, no matters how $\frac{C_d}{C_{ox}}$ changes, the gate control capability would not be effected and always equals 1, but in reality, there are some non-ideal factors existing, such as substrate parasitic resistance [7], so the gate control capability under DT-B mode don't equal 1, and it changes from device to device. For all this, the V_t roll-off under DT-B mode is still improved much better than the other two modes as usual.

2.3.1.3 Characteristics of Drain Induced Barrier Lowering (DIBL)

Source and drain depletion regions are a certain fraction of the channel. When the effective channel length L_g is shorter, the drain is closer to the source, and V_{ds} can influence ϕ_{source} , so that the channel carrier concentration at that location is no longer fixed, and short channel effect (SCE) starts to occur. The lowering of ϕ_{source} causes an injection of extra carriers, thereby increasing the currents in both on-state and subthreshold regimes, so, short L_g would enhance DIBL effect as shown in Fig. 2-8 and 2-9, and also result in higher subthreshold swing as shown in next section [20]. Under DT-mode, due to the narrower S/D depletion width induced by forward body bias, DT-B mode shows the lowest DIBL [7]. In addition, the two metal gates

exhibit their inherent stronger gate control capability once more as shown in Fig. 2-10.

Being worth mentioning, the DIBL effect is defined as the vertical parallel shift of $I_d - V_{gs}$ curve at a given drain voltage and elevated drain voltage in the subthreshold regime [24]. For PMOS counterparts, long-channel behavior is totally lost while L_g scaling down to $0.1\mu\text{m}$, and the $I_d - V_{gs}$ curves are no longer vertical parallel; as a result, the gate length small than $0.1\mu\text{m}$ is not discussed here.

2.3.1.4 Characteristics of Subthreshold Swing

When $V_{gs} < V_t$, the corresponding drain current is called the subthreshold current. In weak inversion and depletion, the electron charge is small and the drain current is dominated by diffusion. According to def. 2-3, we can deduce that subthreshold current for DTMOS could be as following [23]:

$$I_d^{\text{sub}} \propto e^{\frac{q(\phi_s - \phi_{\text{source}})}{KT}} \quad (\text{eq. 2-13})$$

According to def. 2-2, subthreshold swing of DTMOS can now be calculated as:

$$SS \equiv \left(\frac{\partial \log I_d^{\text{sub}}}{\partial V_{gs}} \right)^{-1} = \ln 10 \frac{KT}{q} \left(\frac{\partial(\phi_s - \phi_{\text{source}})}{\partial V_{gs}} \right)^{-1} = 2.3 \frac{KT}{q} \frac{1 + \frac{C_d}{C_{ox}}}{1 + \alpha \frac{C_d}{C_{ox}}} \quad (\text{eq. 2-14})$$

According to ex-part about DIBL, we've known that SCE would induce higher subthreshold swing as in Fig. 2-11 and 2-12. Furthermore, as in Fig. 2-13, metal gate devices under DT-B mode unfold the better performance again due to their excellent gate control capability.

As well as DIBL, while L_g down to sub- $0.1\mu\text{m}$ the subthreshold swing for PMOS counterparts become too worst to be extracted; massive increasing of above-threshold and subthreshold currents cause those devices not turned off any more.

2.3.2 Comparison of Performance for DTMOS under Different Operation Temperatures

In the section, by comparing the experimental data with theoretical concepts, we present a study of the temperature dependence on the electric characteristics for DTMOS.

From the basic equations as shown as following [25]:

$$\phi_{fp} = \frac{KT}{q} \ln \left(\frac{N_a}{N_i} \right) \quad (\text{eq. 2-15})$$

and

$$N_i \propto T^{\frac{3}{2}} \exp \left(\frac{-E_{g0}}{2KT} \right) \quad (\text{eq. 2-16})$$

E_{g0} is the energy gap at $T=0K$, we obtain:

$$\frac{d\phi_{fp}}{dT} = \frac{\phi_{fp}}{T} - \frac{K}{2q} \left(3 + \frac{E_{g0}}{KT} \right) < 0 \quad (\text{eq. 2-17})$$

and

$$\frac{dV_t}{dT} = \frac{d\phi_{fp}}{dT} \left(2 + \frac{1}{C_{ox}} \sqrt{\frac{2\epsilon_{Si}qN_a}{2\phi_{fp} - \alpha V_{gs}}} \right) < 0 \quad (\text{eq. 2-18})$$

According to def. 2-4 and eq. 2-17, we know that:

$$\frac{d\delta(V_{bs},T)}{dT} > 0 \quad (\text{eq. 2-19})$$

In terms of eq. 2-18 and 2-19, elevated temperature results in threshold voltage reduction and degradation of gate control capability as shown in Fig. 2-6 [24][26-27]. Hence high temperature deteriorates SCE, such as V_t roll-off, DIBL, and subthreshold swing shown as from Fig. 2.-14 to Fig. 2-37.

In addition, in order to derive the detailed temperature dependence of subthreshold swing, we start from eq. 2-14 where the terms $\frac{KT}{q}$ and $\frac{1 + \frac{C_d}{C_{ox}}}{1 + \alpha \frac{C_d}{C_{ox}}}$ both increase with

temperature while $\alpha < 1$, so the subthreshold swing of DTMOS would be more sensitive in temperature.

2.3.3 Existence of ZTC point for DTMOS

According Fig. 2-38, we infer that there is a way to obtain low leakage and high on-state current at the same time: If the ZTC point for DTMOS exists, we could apply V_{gs} higher than $V_{gs}(ZTC)$, the ZTC bias, under low temperature operation to obtain the excellent current gain.

From Fig. 2-39, regardless of normal or DT modes, a remarkable staggered spot appears, that's a strong evidence of the existence of ZTC point. By far, the phenomenon is more obvious in Fig. 2-40. At $V_{gs} = 0.8V$, the drain current at high temperature is high due to $V_{gs}(ZTC) > 0.8V$; at $V_{gs} = 1.1V$, since the ZTC point appears, the $I_d - V_{gs}$ curves collaborate with each other; At $V_{gs} = 1.4V$, high temperature results in low on-state current, and then we can deduce that $1.4V > V_{gs}(ZTC)$. After proving the existence of ZTC point, now we are going to deliberate the theoretical model of ZTC point for DTMOS in next chapter to help us achieve the excellent current gain.

2.4 Summary


In the session, we define the gate control capability for DTMOS. From the theoretical inference process, we find that higher α and lower $\delta(V_{bs})$ can result in higher gate control capability; on the other hand, from the experimental results, metal gates have lower $\delta(V_{bs})$ than polysilicon gate, and low temperature operation further reduces $\delta(V_{bs})$, so metal gate devices under DT-B mode at low temperature operation bring about best gate control capability, along with excellent performance, such as

improved V_t roll-off, better DIBL, and lower subthreshold swing.


In the end of the chapter, we show the existence of ZTC point for DTMOS, which could tell us how to hypothesize the supply voltage to get the best current gain under low temperature operation.



(a)



(b)



(c)






Fig. 2-1 Drain current versus gate voltage for NMOS with (a) polysilicon (b) TaC (c) TiN gate under normal, DT-A and DT-B modes. The operation temperature is fixed at 223K.

	Poly-Si	TaC	TiN
NMOS_EWF (eV)	4.1	4.45	4.7
PMOS_EWF (eV)	5.2	4.45	4.7


Table 2.1 Effective work function lists.



(a)



(b)



(c)






Fig. 2-2 Threshold voltage versus gate length for NMOS with (a) polysilicon (b) TaC (c) TiN gate under normal, DT-A and DT-B modes. The operation temperature is fixed at 223K.

(a)



(b)



(c)






Fig. 2-3 High frequency C-V characteristics at 1 MHz for NMOS with (a) polysilicon (b) TaC (c) TiN gate.

(a)



(b)



(c)






Fig. 2-4 Threshold voltage versus gate length for PMOS with (a) polysilicon (b) TaC (c) TiN gate under normal, DT-A and DT-B modes. The operation temperature is fixed at 223 K.

(a)



(b)



(c)





Fig. 2-5 High frequency C-V characteristics at 1 MHz for PMOS with (a) polysilicon (b) TaC (c) TiN gate.

(a)



(b)





Fig. 2-6 $\delta(V_{bs}, T)$ of polysilicon, TaC, and TiN gates over a range of operation temperature from 298K to 398K for (a) NMOS (b) PMOS.

(a)



(b)






Fig. 2-7 Threshold voltage roll-off characteristics of (a) NMOS (b) PMOS with polysilicon, TaC and TiN gate under normal, DT-A and DT-B modes, respectively.

The operation temperature is fixed at 223K.

(a)



(b)



(c)






Fig. 2-8 DIBL versus gate length for NMOS with (a) polysilicon (b) TaC (c) TiN gate under normal, DT-A and DT-B modes. The operation temperature is fixed at 223K.

(a)



(b)



(c)





Fig. 2-9 DIBL versus gate length for PMOS with (a) polysilicon (b) TaC (c) TiN gate under normal, DT-A and DT-B modes. The operation temperature is fixed at 223K.

(a)



(b)






Fig. 2-10 DIBL of (a) NMOS (b) PMOS with polysilicon, TaC and TiN gate under normal, DT-A and DT-B modes, respectively. The operation temperature is fixed at 223K.

(a)



(b)



(c)






Fig. 2-11 Subthreshold swing versus gate length for NMOS with (a) polysilicon (b) TaC (c) TiN gate under normal, DT-A and DT-B modes. The operation temperature is fixed at 223K.

(a)



(b)



(c)





Fig. 2-12 Subthreshold swing versus gate length for PMOS with (a) polysilicon (b) TaC (c) TiN gate under normal, DT-A and DT-B modes. The operation temperature is fixed at 223K.

(a)



(b)






Fig. 2-13 Subthreshold swing of (a) NMOS (b) PMOS with polysilicon, TaC and TiN gate under normal, DT-A and DT-B modes, respectively. The operation temperature is fixed at 223K.

(a)



(b)



(c)






Fig. 2-14 Threshold voltage versus gate length for NMOS with polysilicon gate under (a) normal (b) DT-A (c) DT-B gate mode for different temperatures. The operation temperatures are fixed at 223K, 298K, 348K, and 398K, respectively.

(a)



(b)



(c)






Fig. 2-15 Threshold voltage versus gate length for NMOS with TaC gate under (a) normal (b) DT-A (c) DT-B gate mode for different temperatures. The operation temperatures are fixed at 223K, 298K, 348K, and 398K, respectively.

(a)



(b)



(c)






Fig. 2-16 Threshold voltage versus gate length for NMOS with TiN gate under (a) normal (b) DT-A (c) DT-B gate mode for different temperatures. The operation temperatures are fixed at 223K, 298K, 348K, and 398K, respectively.

(a)



(b)



(c)






Fig. 2-17 Threshold voltage roll-off for NMOS with (a) polysilicon (b) TaC (c) TiN gate under normal, DT-A, DT-B gate mode for different operation temperatures. The operation temperatures are fixed at 223K, 298K, 348K, and 398K, respectively.

(a)



(b)



(c)






Fig. 2-18 Threshold voltage versus gate length for PMOS with polysilicon gate under (a) normal (b) DT-A (c) DT-B gate mode for different temperatures. The operation temperatures are fixed at 223K, 298K, 348K, and 398K, respectively.

(a)



(b)



(c)






Fig. 2-19 Threshold voltage versus gate length for PMOS with TaC gate under (a) normal (b) DT-A (c) DT-B gate mode for different temperatures. The operation temperatures are fixed at 223K, 298K, 348K, and 398K, respectively

(a)



(b)



(c)






Fig. 2-20 Threshold voltage versus gate length for PMOS with TiN gate under (a) normal (b) DT-A (c) DT-B gate mode for different temperatures. The operation temperatures are fixed at 223K, 298K, 348K, and 398K, respectively.

(a)



(b)



(c)






Fig. 2-21 Threshold voltage roll-off for PMOS with (a) polysilicon (b) TaC (c) TiN gate under normal, DT-A, DT-B gate mode for different operation temperatures. The operation temperatures are fixed at 223K, 298K, 348K, and 398K, respectively.

(a)



(b)



(c)






Fig. 2-22 DIBL versus gate length for NMOS with polysilicon gate under (a) normal (b) DT-A (c) DT-B gate mode for different temperatures. The operation temperatures are fixed at 223K, 298K, 348K, and 398K, respectively.

(a)



(b)



(c)






Fig. 2-23 DIBL versus gate length for NMOS with TaC gate under (a) normal (b) DT-A (c) DT-B gate mode for different temperatures. The operation temperatures are fixed at 223K, 298K, 348K, and 398K, respectively.

(a)



(b)



(c)






Fig. 2-24 DIBL versus gate length for NMOS with TiN gate under (a) normal (b) DT-A (c) DT-B gate mode for different temperatures. The operation temperatures are fixed at 223K, 298K, 348K, and 398K, respectively.

(a)



(b)



(c)






Fig. 2-25 DIBL for NMOS with (a) polysilicon (b) TaC (c) TiN gate under normal, DT-A, DT-B gate mode for different operation temperatures. The operation temperatures are fixed at 223K, 298K, 348K, and 398K, respectively.

(a)



(b)



(c)






Fig. 2-26 DIBL versus gate length for PMOS with polysilicon gate under (a) normal (b) DT-A (c) DT-B gate mode for different temperatures. The operation temperatures are fixed at 223K, 298K, 348K, and 398K, respectively.

(a)



(b)



(c)






Fig. 2-27 DIBL versus gate length for PMOS with TaC gate under (a) normal (b) DT-A (c) DT-B gate mode for different temperatures. The operation temperatures are fixed at 223K, 298K, 348K, and 398K, respectively.

(a)



(b)



(c)






Fig. 2-28 DIBL versus gate length for PMOS with TiN gate under (a) normal (b) DT-A (c) DT-B gate mode for different temperatures. The operation temperatures are fixed at 223K, 298K, 348K, and 398K, respectively.

(a)



(b)



(c)






Fig. 2-29 DIBL for PMOS with (a) polysilicon (b) TaC (c) TiN gate under normal, DT-A, DT-B gate mode for different operation temperatures. The operation temperatures are fixed at 223K, 298K, 348K, and 398K, respectively.

(a)



(b)



(c)






Fig. 2-30 Subthreshold swing versus gate length for NMOS with polysilicon gate under (a) normal (b) DT-A (c) DT-B gate mode for different temperatures. The operation temperatures are fixed at 223K, 298K, 348K, and 398K, respectively.

(a)



(b)



(c)






Fig. 2-31 Subthreshold swing versus gate length for NMOS with TaC gate under (a) normal (b) DT-A (c) DT-B gate mode for different temperatures. The operation temperatures are fixed at 223K, 298K, 348K, and 398K, respectively.

(a)



(b)



(c)






Fig. 2-32 Subthreshold swing versus gate length for NMOS with TiN gate under (a) normal (b) DT-A (c) DT-B gate mode for different temperatures. The operation temperatures are fixed at 223K, 298K, 348K, and 398K, respectively.

(a)



(b)



(c)






Fig. 2-33 Subthreshold swing for NMOS with (a) polysilicon (b) TaC (c) TiN gate under normal, DT-A, DT-B gate mode for different operation temperatures. The operation temperatures are fixed at 223K, 298K, 348K, and 398K, respectively.

(a)



(b)



(c)






Fig. 2-34 Subthreshold swing versus gate length for PMOS with polysilicon gate under (a) normal (b) DT-A (c) DT-B gate mode for different temperatures. The operation temperatures are fixed at 223K, 298K, 348K, and 398K, respectively.

(a)



(b)



(c)






Fig. 2-35 Subthreshold swing versus gate length for PMOS with TaC gate under (a) normal (b) DT-A (c) DT-B gate mode for different temperatures. The operation temperatures are fixed at 223K, 298K, 348K, and 398K, respectively.

(a)



(b)



(c)






Fig. 2-36 Subthreshold swing versus gate length for PMOS with TiN gate under (a) normal (b) DT-A (c) DT-B gate mode for different temperatures. The operation temperatures are fixed at 223K, 298K, 348K, and 398K, respectively.

(a)



(b)



(c)





Fig. 2-37 Subthreshold swing for PMOS with (a) polysilicon (b) TaC (c) TiN gate under normal, DT-A, DT-B gate mode for different operation temperatures. The operation temperatures are fixed at 223K, 298K, 348K, and 398K, respectively.

(a)



(b)





Fig. 2-38 Ion-Ioff characteristics of TiN gate NMOS at (a) 223K (b) 298K.

(c)



(d)





Fig. 2-38 Ion-Ioff characteristics of TiN gate NMOS at (c) 348K (d) 398K.

(a)



(b)





Fig. 2-39 Drain current versus gate voltage for TiN gate NMOS with different gate bias and different operation temperatures under (a) normal (b) DT-C mode. The sweep range of gate bias is from 0.8V to 1.4V, and the operation temperatures are fixed 298K, 348K, and 398K, respectively.

(a)



(b)




Fig. 2-40 Drain current versus drain voltage for TiN gate NMOS with different gate bias and different operation temperatures under (a) normal (b) DT-C mode. The sweep range of gate bias is from 0.8V to 1.4V, and the operation temperatures are fixed 298K, 348K, and 398K, respectively.

Chapter 3

The Compact Modeling of ZTC Point for DTMOS

3.1 Introduction

3.1.1 Backgrounds

According to the general backgrounds, recently there has been a growing interest in designing circuits that operate reliably over a widespread temperature range. It is desirable to drive circuits designed for high temperature applications at ZTC point where the drain current shows insensitive to the temperature.

The most main origin of ZTC point is because of mutual compensation of the dependences of mobility and threshold voltage on temperature in FETs. Exactly said, carrier mobility and threshold voltage both drop along with the temperature rise, and that results in the existence of ZTC point in MOS transconductance characteristics [28]. Many literatures had already confirmed the existence of ZTC point by the empirical datum, and developed the ZTC point theory from simple drain current model. With increasing the consideration factors, the error between the empirical datum and the theoretical value would reduce.

While at ZTC point, the drain current would not change along with temperature; therefore, the necessary condition of the existence of ZTC point is shown as following:

$$\frac{\partial I_d}{\partial T} = 0 \quad (\text{eq. 3-1})$$

We can obtain the corresponding gate bias, $V_{gs}(ZTC)$, from eq. 3-1. When $V_{gs} = V_{gs}(ZTC)$, those parameters related to temperature appearing in the drain

current theoretical formula $I_d(\text{ZTC})$ must compensate mutually with each other, causing this dependence of $I_d(\text{ZTC})$ on temperature to offset, and that's just the sufficient condition of the existence of ZTC point [10].

In addition, the optimal $V_{gs}(\text{ZTC})$ is obtained by the least squares method which is minimizing the difference between the left- and the right-hand sides of the necessary condition (eq. 3-1) over a specified operating temperature range $[T_o, T_1]$ [10-15].

At first, for the bulk MOSFET, the drain current model is in direct proportion to $[V_{gs} - V_t(T)]^x$, where $x=1$ is in the linear region and $x=2$ is in the saturation region, and that expresses the ideal square-law condition. Besides, the considered parameters which depend on temperature are carrier mobility and threshold voltage variation factors; as shown as following expressions eq. 3-2 and 3-3, the assumptions are based on physical basis and experiment results:

$$\mu_n^{\text{eff}}(T) = \mu_n^{\text{eff}}(T_o) \left(\frac{T}{T_o}\right)^{-1.5} \quad (\text{eq. 3-2})$$

and

$$V_t(T) = p_o T + q_o \quad (\text{eq. 3-3})$$

$\mu_n^{\text{eff}}(T_o)$ is low field mobility at reference temperature T_o ($=300\text{K}$). The error of $V_{gs}(\text{ZTC})$ value between the theoretical predicted result and the experimental data are $\leq 5\%$ in the linear region, and $\leq 14\%$ in the saturation region, respectively [10-11].

According to the above, we know that using simple drain current model may avoid the complex mathematical computation process, but the neglected body effect parameter δ actually causes overlooking the fact that the ZTC point in the linear region relays on the drain bias, so in order to improve the ZTC point theory, some literatures took the influence of body effect parameter, and continued using the formerly hypothesis eq. 3-3, but there was small change about carrier mobility:

$$\mu_n^{\text{eff}}(T) = \mu_n^{\text{eff}}(T_0) \left(\frac{T}{T_0}\right)^{-K_1} \quad (\text{eq. 3-4})$$

Where K_1 is extracted from the experimental results. In addition, here is also a body factor hypothesis as shown as following:

$$\delta = aT + b \quad (\text{eq. 3-5})$$

With considering more physical parameters related with temperature, the error could reduce effectively, and it had also been verified experimentally and theoretically that the ZTC point in the linear region depends on the drain bias [14].

Moreover, the carrier mobility could further express as following:

$$\mu_s(T) = \frac{\mu_n^{\text{eff}}(T)}{1 + \theta(T)[V_{gs} - V_t(T)]} \quad (\text{eq. 3-6})$$

The parameter $\theta(T)$ specifies the degradation of the mobility with the applied transverse electric field. Unfortunately, adding this term will largely increase the complexity of mathematics [15].

In the end, recently, the literatures point out that ZTC point is often located at high gate voltage that may exceed the power supply voltage of modern circuits, and that would disturb the applications of ZTC point in a wide temperature range. One solution is biasing the body node of the device to vary the ZTC point [29].

3.1.2 Motivation

In our opinions, there are two advantages of ZTC point for the electric circuit application. One is that for design of circuits operating in a wide temperature range, the drain current is stable in the vicinity of ZTC bias point; the other is that for circuits operation at low temperature condition, once the power supply voltage

surpasses ZTC bias point, the drain current may obtain the bigger benefit than operated at higher temperature. According to above, combining the idea of ZTC point and DTMOS application perhaps could attain the improved current gain.

3.2 Measurement Setup

The gate widths of the devices used here are all 10 μm , and the corresponding gate lengths are all 1 μm . The I-V characteristics are measured by using Keithley 4200 semiconductor parameter analyzer over the operation temperature ranges from 298K to 398K. Here, we set one operation DT-mode ($\alpha = 0.4$) to discuss the ZTC point of DTMOS. For understanding the dependence of V_t on the body bias, we extract the V_t under normal mode with wide body bias ranges at each operation temperature by linear extrapolation method at $V_{ds} = 0.1\text{V}$, which is the common method to find the point of maximum slope on the I_d - V_{gs} curve by a maximum in the transconductance, and then exploit the known V_t to obtain the corresponding body bias effect δ and other parameters.

3.3 Results and Discussions

3.3.1 The Drain Current Model of DTMOS

Before inferring the ZTC point theoretical formula under DT-mode, we must determine the drain current model for DTMOS first. At present up to, there is no literature recorded DTMOS drain current theoretical equation in detail, and therefore we embark on that by ourselves from a simple equivalent circuit model. In order to simplify the mathematical results, we have to use two simple approximations, namely, gradual-channel approximation (GCA) and charge-sheet approximation [23].

Gradual-channel approximation assumes that the variation of the electric field along the channel direction is smaller far than the corresponding variation perpendicular to the channel. And, we assume that both the hole current and the generation and recombination currents are neglected. According to the assumptions, the drain-to-source current I_d maintains the same anywhere along the channel, expressed as following equation:

$$I_d = -\mu_n \frac{W}{L} \int_0^{V_{ds}} Q_n(V_C) dV_C \quad (\text{eq. 3-7})$$

where V_{ds} is the bias voltage between the source and drain node; $Q_n(V_C)$ is the inversion charge, and V_C is the channel bias (the bias at any point along the channel).

Charge-sheet approximation assumes that all of the inversion charges are distributed over the silicon surface like a sheet of charge, and no band bending or potential drop traverses the inversion layer, so we have the following relationships:

$$Q_n(V_C) = Q_{Si} - Q_b \quad (\text{eq. 3-8})$$

$$Q_{Si} = -C_{ox} [V_{gs} - V_{fb} - (2\phi_{fp} + V_C)] \quad (\text{eq. 3-9})$$

$$Q_b = -\sqrt{2q \epsilon_{Si} N_a (2\phi_{fp} + V_C)} \quad (\text{eq. 3-10})$$

Q_{Si} is the total charge in the silicon; Q_b is the body charge, and here the channel surface potential ϕ_s is expressed as $2\phi_{fp} + V_C$.

For DTMOS, we make a contact between the substrate and the gate, so that the substrate node is biased. Eq. 3-7 is derived while $V_{bs} = 0V$, so we must write the drain current expressed formolor with body factor. Due to the fact that applying V_{bs} to the substrate is equivalent to dropping the voltages of all the other nodes by V_{bs} in

the device, as shown in Fig. 3-1, Eq. 3-7, 3-8, and 3-9 could be modified to become the new following equations:

$$Q_{Si} = -C_{ox} [V_{gs} - V_{bs} - V_{fb} - (2\phi_{fp} + V_C)] \quad (\text{eq. 3-11})$$

$$Q_n(V_C) = -C_{ox} [V_{gs} - V_{bs} - V_{fb} - (2\phi_{fp} + V_C)] + \sqrt{2q \epsilon_{Si} N_a (2\phi_{fp} + V_C)} \quad (\text{eq. 3-12})$$

$$I_d = -\mu_n \frac{W}{L} \int_{-V_{bs}}^{V_{ds}-V_{bs}} Q_n(V_C) dV_C \quad (\text{eq. 3-13})$$

And then eq. 3-13 becomes:

$$\begin{aligned} & \mu_n \frac{W}{L} \int_{-V_{bs}}^{V_{ds}-V_{bs}} \left\{ C_{ox} [V_{gs} - V_{bs} - V_{fb} - (2\phi_{fp} + V_C)] \right. \\ & \quad \left. - \sqrt{2q \epsilon_{Si} N_a (2\phi_{fp} + V_C)} \right\} dV_C \\ & = \mu_n C_{ox} \frac{W}{L} \left\{ (V_{gs} - V_{fb} - 2\phi_{fp} - \frac{V_{ds}}{2}) V_{ds} \right. \\ & \quad \left. - \frac{2\sqrt{2q \epsilon_{Si} N_a}}{3C_{ox}} \left[(2\phi_{fp} + V_{ds} - V_{bs})^{\frac{3}{2}} + (2\phi_{fp} - V_{bs})^{\frac{3}{2}} \right] \right\} \quad (\text{eq. 3-14}) \end{aligned}$$

We expand the complex mathematics expression in the second medium parentheses into a power series in V_{ds} and take to the second-order terms as shown as eq. 3-15. Now I_{ds} would follow a parabolic curve before saturation. By the way, some literatures have proved that there is a good approximation between the two $I_{ds} - V_{ds}$ curves calculated respectively from the full equation and parabolic approximation [23].

$$\begin{aligned} & (2\phi_{fp} + V_{ds} - V_{bs})^{\frac{3}{2}} + (2\phi_{fp} - V_{bs})^{\frac{3}{2}} \\ & = \frac{3}{2} \sqrt{2\phi_{fp} - V_{bs}} V_{ds} + \frac{3}{8} \frac{1}{\sqrt{2\phi_{fp} - V_{bs}}} V_{ds}^2 \quad (\text{eq. 3-15}) \end{aligned}$$

Then the drain current becomes:

$$\begin{aligned}
 I_d &= \mu_n C_{ox} \frac{W}{L} \left\{ \left[V_{gs} - V_{fb} - 2\phi_{fp} - \frac{1}{C_{ox}} \sqrt{2q \epsilon_{Si} N_a (2\phi_{fp} - V_{bs})} \right] V_{ds} \right. \\
 &\quad \left. - \frac{1}{2} \left[1 + \frac{1}{C_{ox}} \sqrt{\frac{q \epsilon_{Si} N_a}{2(2\phi_{fp} - V_{bs})}} \right] V_{ds}^2 \right\} \\
 &= \mu_n C_{ox} \frac{W}{L} \{ [V_{gs} - V_t(V_{bs})] V_{ds} - \frac{1}{2} m V_{ds}^2 \} \quad (\text{eq. 3-16})
 \end{aligned}$$

Now, here presents many parameters related to V_{bs} :

$$V_t(V_{bs}) = V_{fb} + 2\phi_{fp} + \frac{\sqrt{2q \epsilon_{Si} N_a (2\phi_{fp} - V_{bs})}}{C_{ox}} \quad (\text{eq. 3-17})$$

$$m = 1 + \frac{\sqrt{q \epsilon_{Si} N_a / 2(2\phi_{fp} - V_{bs})}}{C_{ox}} = 1 + \frac{\partial V_t(V_{bs})}{\partial V_{bs}} = 1 + \delta \quad (\text{eq. 3-18})$$

In addition, once the V_{ds} beyond saturation voltage, I_{ds} stays constant, independent of V_{ds} . A general form of the saturation voltage is obtained by solving the following eq. 3-19:

$$\frac{dI_{ds}}{dV_{ds}} = 0 \quad (\text{eq. 3-19})$$

that is equivalent to letting $Q_n = 0$ at the drain node:

$$\begin{aligned}
 Q_n|_{\text{drain}} &= -C_{ox} [V_{gs} - V_{bs} - V_{fb} - (2\phi_{fp} + V_{ds} - V_{bs})] \\
 &\quad + \sqrt{2q \epsilon_{Si} N_a (2\phi_{fp} + V_{ds} - V_{bs})} \quad (\text{eq. 3-20})
 \end{aligned}$$

We expand $\sqrt{2q \epsilon_{Si} N_a (2\phi_{fp} + V_{ds} - V_{bs})}$ into a power series in V_{ds} and take to the first-order terms, and then eq. 3-20 becomes:

$$C_{ox} [V_{gs} - V_t(V_{bs}) - m V_{ds}] = 0 \quad (\text{eq. 3-21})$$

Then we get the saturation voltage and saturation current theoretical model under ideal square condition:

$$V_{ds}^{sat} = \frac{V_{gs} - V_t(V_{bs})}{m} \quad (\text{eq. 3-22})$$

$$I_d^{sat} = \mu_n C_{ox} \frac{W}{L} \frac{[V_{gs} - V_t(V_{bs})]^2}{2m} \quad (\text{eq. 3-23})$$

If $2\phi_{fp} - V_{bs} < 0$, then $Q_b = 0$ and $Q_{Si} = Q_n(V_C)$. eq. 3-20 becomes:

$$Q_n(V_C) = -C_{ox} [V_{gs} - V_{bs} - V_{fb} - (2\phi_{fp} + V_C)] \quad (\text{eq. 3-24})$$

Now eq. 3-14 becomes simpler as following:

$$\begin{aligned} I_d &= -\mu_n \frac{W}{L} \int_{-V_{bs}}^{V_{ds} - V_{bs}} Q_n(V_C) dV_C \\ &= \mu_n \frac{W}{L} \int_{-V_{bs}}^{V_{ds} - V_{bs}} C_{ox} [V_{gs} - V_{bs} - V_{fb} - (2\phi_{fp} + V_C)] dV_C \\ &= \mu_n \frac{W}{L} C_{ox} [(V_{gs} - V_{fb} - 2\phi_{fp})V_{ds} - \frac{1}{2}V_{ds}^2] \\ &= \mu_n \frac{W}{L} C_{ox} [(V_{gs} - V_t)V_{ds} - \frac{1}{2}V_{ds}^2] \end{aligned} \quad (\text{eq. 3-25})$$

$$V_t = V_{fb} + 2\phi_{fp} \quad (\text{eq. 3-26})$$

Eq. 3-25 will be the drain current in the linear region, and V_t is shown in eq. 3-26; on the other hand, in the saturation region, now $m = 1$ and eq. 3-23 becomes eq 3-27 as following,

$$I_d^{sat} = \mu_n C_{ox} \frac{W}{L} \frac{[V_{gs} - V_t]^2}{2} \quad (\text{eq. 3-27})$$

In this thesis, we only discuss the operation region with $2\phi_{fp} - V_{bs} > 0$ as shown

in Table 3-1, which only show the parameters of NMOS with polysilicon gate for representative.

3.3.2 The ZTC Point Model of DTMOS

We'd haven the drain current model for DTMOS, and then could start to calculate its ZTC point theoretical formula. Following those experiences of predecessors, for obtaining simple mathematical results, we must make some suppositions of these parameters related to temperature and body bias.

Just like the beforehand literatures, no matters how threshold voltage is defined, it could be expressed as approximately a first-order polynomial dependent on temperature. Moreover, the influence of V_{bs} on $\frac{\partial V_t(T, V_{bs})}{\partial T}$ is negligible, but distinct on the value shift of $V_t(T, V_{bs})$, so we part the dependence of $V_t(T, V_{bs})$ on V_{bs} from temperature, and also take to first-order polynomial dependence on V_{bs} for convenience as following [29].

$$V_t(V_{bs}) = p_o T + q_o + r_o V_{bs} = p_o T + q_o + r_o \alpha V_{gs} \quad (\text{eq. 3-28})$$

The body effect parameter δ is an important factor which urges that the dependence exists between V_{ds} and the ZTC point in the linear region. And, we have discussed the δ effects on the device characteristics in the chapter 2. In addition, according to our experimental results, the variation of δ with elevated temperature could still be expressed as eq. 3-5 as following.

$$\delta = aT + b \quad (\text{eq. 3-5})$$

Now, let us consider the temperature dependence of mobility. Here we do not consider the factor $\theta(T)$ in eq. 3-6 for two reasons: for the first, the ZTC point bias is

too small to go through the enhanced surface roughness scattering. For the second, $\theta(T)$ will cause the ZTC point mathematical equation to become so complex that we are unable to resolve it. As a result, the mobility degradation factor of K_1 with elevated temperature could still be expressed as eq. 3-4.

$$\mu_n^{\text{eff}}(T) = \mu_n^{\text{eff}}(T_0) \left(\frac{T}{T_0}\right)^{-K_1} \quad (\text{eq. 3-4})$$

For the parameter of K_1 , it would change along with scattering mechanism; when phonon scattering mechanism is dominant, the temperature dependence is remarkable; yet, there are other scattering mechanisms as well, so the value of K_1 relays on experimental results with different operation conditions [28].

In addition, to increase the accuracy, we need to correct the square term under the saturation mode:

$$I_d^{\text{sat}} \propto [V_{gs} - V_t(V_{bs})]^x \quad (\text{eq. 3-29})$$

In those reference papers, the value x equals 2, corresponding to the ideal square law. Nevertheless, the saturation theoretical value, $V_{gs}^{\text{sat}}(\text{ZTC})$, always brings about quite notable error ($> 10\%$); therefore we estimate the actual power dependence of I_d^{sat} on $[V_{gs} - V_t(V_{bs})]$ from the experiment data in behalf of lowering the error [11].

After explaining all parameter assumptions, we start to calculate the theoretical value of $V_{gs}(\text{ZTC})$ from the necessary condition eq. 3-1. We start from the linear mode first and repeat the needed equations for convenience:

$$I_d^{\text{lin}} = \mu_n C_{\text{ox}} \frac{W}{L} \{ [V_{gs} - V_t(V_{bs})] V_{ds} - \frac{1}{2} m V_{ds}^2 \} \quad (\text{eq. 3-16})$$

$$\frac{\partial I_d^{\text{lin}}}{\partial T} = 0 \quad (\text{eq. 3-1})$$

By substituting eq. 3-16 to eq. 3-1, we get the following statement:

$$V_{gs}^{\text{lin}}(\text{ZTC}) - V_t(V_{bs}) = -\frac{T}{K_1} \left[\frac{\partial V_t(V_{bs})}{\partial T} + \frac{V_{ds}}{2} \frac{\partial \delta}{\partial T} \right] + \frac{V_{ds}}{2} (1 + \delta) \quad (\text{eq. 3-30})$$

With using the least squares method, we minimize the difference between the left- and the right-hand sides of eq.3-30 over a temperature range $[T_0, T_1]$ as following:

$$\frac{\partial}{\partial V_{gs}} \int_{T_0}^{T_1} \left\{ V_{gs}^{\text{lin}}(\text{ZTC}) - V_t(V_{bs}) + \frac{T}{K_1} \left[\frac{\partial V_t(V_{bs})}{\partial T} + \frac{V_{ds}}{2} \frac{\partial \delta}{\partial T} \right] - \frac{V_{ds}}{2} (1 + \delta) \right\}^2 dT = 0 \quad (\text{eq. 3-31})$$

We replace those theoretical parameters by the parameter supposition and rewrite eq. 3-31:

$$\frac{\partial}{\partial V_{gs}} \int_{T_0}^{T_1} \left\{ V_{gs}^{\text{lin}}(\text{ZTC}) - [p_0 T + q_0 + r_0 \alpha V_{gs}^{\text{lin}}(\text{ZTC})] + \frac{T}{K_1} (p_0 + \frac{V_{ds}}{2} a) - \frac{V_{ds}}{2} (1 + aT + b) \right\}^2 dT = 0 \quad (\text{eq. 3-32})$$

Because V_{gs} and T are independent, we can make differential first and then integral. It becomes:

$$2(1 - \alpha r_0) \int_{T_0}^{T_1} \left\{ V_{gs}^{\text{lin}}(\text{ZTC}) (1 - \alpha r_0) - q_0 - \frac{V_{ds}}{2} (1 + b) + [-p_0 + \frac{1}{K_1} (p_0 + \frac{V_{ds}}{2} a) - \frac{V_{ds}}{2} a] T \right\} dT = 0 \quad (\text{eq. 3-33})$$

After making integral, it becomes:

$$\left[V_{gs}^{\text{lin}}(\text{ZTC}) (1 - \alpha r_0) - q_0 - \frac{V_{ds}}{2} (1 + b) \right] (T_1 - T_0) + \frac{1}{2} \left(\frac{1}{K_1} - 1 \right) (p_0 + \frac{V_{ds}}{2} a) (T_1 - T_0) (T_1 + T_0) = 0 \quad (\text{eq. 3-34})$$

It is easy to show that the solution is given as following:

$$V_{gs}^{lin}(ZTC) = \frac{-\frac{1}{2}(\frac{1}{K_1}-1)(p_o + \frac{V_{ds}a}{2})(T_1+T_o) + q_o + \frac{V_{ds}}{2}(1+b)}{(1-\alpha r_o)} \quad (\text{eq. 3-35})$$

Repeating the above steps, we substitute eq. 3-23 to eq. 3-1 and obtain the following results for saturation mode:

$$V_{gs}^{sat}(ZTC) - V_t(V_{bs}) = \frac{-xT(1+\delta)\frac{\partial V_t(V_{bs})}{\partial T}}{K_1(1+\delta) + T\frac{\partial \delta}{\partial T}} \quad (\text{eq. 3-36})$$

Then use the least squares method again:

$$\begin{aligned} & \frac{\partial}{\partial V_{gs}} \int_{T_o}^{T_1} [V_{gs}^{sat}(ZTC) - V_t(V_{bs}) + \frac{xT(1+\delta)\frac{\partial V_t(V_{bs})}{\partial T}}{K_1(1+\delta) + T\frac{\partial \delta}{\partial T}}]^2 dT \\ &= \frac{\partial}{\partial V_{gs}} \int_{T_o}^{T_1} \{V_{gs}^{sat}(ZTC) - [p_o T + q_o + r_o \alpha V_{gs}^{sat}(ZTC)] + \frac{xT(1+aT+b)p_o}{K_1(1+aT+b) + aT}\}^2 dT \\ &= 2(1-\alpha r_o) \int_{T_o}^{T_1} \{V_{gs}^{sat}(ZTC) - [p_o T + q_o + r_o \alpha V_{gs}^{sat}(ZTC)] + \frac{xT(1+aT+b)p_o}{K_1(1+aT+b) + aT}\} dT = 0 \end{aligned} \quad (\text{eq. 3-37})$$

We do differential first and then integral:

$$\begin{aligned} & [V_{gs}^{sat}(ZTC)(1-\alpha r_o) - q_o + \frac{x p_o (1+b)}{a(1+K_1)^2}](T_1 - T_o) + \\ & \left[-\frac{p_o}{2} + \frac{x p_o}{2(1+K_1)} \right] (T_1 - T_o)(T_1 + T_o) - \frac{x p_o T_z^2}{K_1(1+K_1)(T_1 - T_o)} \ln \frac{T_1 + T_z}{T_o + T_z} = 0 \end{aligned} \quad (\text{eq. 3-38})$$

The only one additional assumption is:

$$T_z = \frac{K_1(1+b)}{(1+K_1)a} \quad (\text{eq. 3-39})$$

The ZTC point in saturation region is as following:

$$V_{gs}^{sat}(ZTC) = \frac{p_o \left[\frac{1}{2} - \frac{x}{2(1+K_1)} \right] (T_1 + T_o) + q_o - \frac{x p_o T_z}{K_1(1+K_1)} \left(1 - \frac{T_z}{T_1 - T_o} \right) \ln \frac{T_1 + T_z}{T_o + T_z}}{(1-\alpha r_o)} \quad (\text{eq. 3-40})$$

Besides, there is another method to acquire DTMOS ZTC point theoretical formula. First, we calculate the ZTC point theoretical formula under a fixed body bias, and then take the intersection point between the resulted formula and eq. 2-2, $V_{bs} = \alpha V_{gs}$, and that would be the DTMOS ZTC point.

We begin from the same statement. At first there would be the same results under the linear mode, such as eq. 3-30 and 3-31. Now something different occurs. The term $r_o V_{bs}$ in eq. 3-28 would not equal $r_o \alpha V_{gs}$ anymore, so that changes the differential result as follow:

$$\begin{aligned} & \frac{\partial}{\partial V_{gs}} \int_{T_o}^{T_1} [V_{gs}^{lin}(ZTC) - (p_o T + q_o + r_o V_{bs}) + \frac{T}{K_1} (p_o + \frac{V_{ds}}{2} a) - \frac{V_{ds}}{2} (1 + aT + b)]^2 dT \\ &= 2 \int_{T_o}^{T_1} [V_{gs}^{lin}(ZTC) - (p_o T + q_o + r_o V_{bs}) + \frac{T}{K_1} (p_o + \frac{V_{ds}}{2} a) - \frac{V_{ds}}{2} (1 + aT + b)] dT \\ &= 0 \end{aligned} \quad (\text{eq. 3-41})$$

and then:

$$\begin{aligned} & [V_{gs}^{lin}(ZTC) - q_o - r_o V_{bs} - \frac{V_{ds}}{2} (1 + b)] (T_1 - T_o) + \\ & \frac{1}{2} \left(\frac{1}{K_1} - 1 \right) \left(p_o + \frac{V_{ds}}{2} a \right) (T_1 - T_o) (T_1 + T_o) = 0 \end{aligned} \quad (\text{eq. 3-42})$$

The solution for normal mode in the linear region at a fixed body bias is:

$$V_{gs}^{lin}(ZTC) = -\frac{1}{2} \left(\frac{1}{K_1} - 1 \right) \left(p_o + \frac{V_{ds}}{2} a \right) (T_1 + T_o) + q_o + r_o V_{bs} + \frac{V_{ds}}{2} (1 + b) \quad (\text{eq. 3-43})$$

If $V_{bs} = \alpha V_{gs}$, it returns back to eq. 3-35, the solution of the theoretical ZTC point for DTMOS from the regular method in the linear region.

Similarly, the different part also occurs in nonlinear region, eq. 3-37 becomes:

$$\begin{aligned}
& \frac{\partial}{\partial V_{gs}} \int_{T_0}^{T_1} [V_{gs}^{sat}(ZTC) - V_t(V_{bs}) + \frac{xT(1+\delta) \frac{\partial V_t(V_{bs})}{\partial T}}{K_1(1+\delta) + T \frac{\partial \delta}{\partial T}}]^2 dT \\
&= \frac{\partial}{\partial V_{gs}} \int_{T_0}^{T_1} [V_{gs}^{sat}(ZTC) - (p_o T + q_o + r_o V_{bs}) + \frac{xT(1+aT+b)p_o}{K_1(1+aT+b) + aT}]^2 dT \\
&= 2 \int_{T_0}^{T_1} [V_{gs}^{sat}(ZTC) - (p_o T + q_o + r_o V_{bs}) + \frac{xT(1+aT+b)p_o}{K_1(1+aT+b) + aT}] dT = 0 \quad (\text{eq.3-44})
\end{aligned}$$

and then:

$$\begin{aligned}
& [V_{gs}^{sat}(ZTC) - q_o - r_o V_{bs} + \frac{x p_o (1+b)}{a(1+K_1)^2}] (T_1 - T_0) + \left[-\frac{p_o}{2} + \frac{x p_o}{2(1+K_1)} \right] (T_1 - T_0)(T_1 + T_0) - \\
& \frac{x p_o T_z^2}{K_1(1+K_1)(T_1 - T_0)} \ln \frac{T_1 + T_z}{T_0 + T_z} = 0 \quad (\text{eq. 3-45})
\end{aligned}$$

The solution is figured out:

$$V_{gs}^{sat}(ZTC) = p_o \left[\frac{1}{2} - \frac{x}{2(1+K_1)} \right] (T_1 + T_0) + q_o + r_o V_{bs} - \frac{x p_o T_z}{K_1(1+K_1)} \left(1 - \frac{T_z}{T_1 - T_0} \right) \ln \frac{T_1 + T_z}{T_0 + T_z} \quad (\text{eq. 3-46})$$

If $V_{bs} = \alpha V_{gs}$, eq. 3-46 also returns back to eq. 3-40 as expected.

3.3.3 Parameter Extraction Setup

By linear approximation fitting, we can extract the slopes of $V_t - T$ curves shown in Fig. 3-2 and 3-3, and calculate the averaged value, that's just the value of p_o :

$$p_o = \left. \frac{\partial V_t(T, V_{bsi})}{\partial T} \right|_{\text{ave}, V_{bsi}=0 \sim 0.6V} \quad (\text{eq. 3-47})$$

Then we obtain the corresponding value r_o by eq. 3-48 as following, that's also an averaged value over the range of temperatures and body biases:

$$r_o = \left. \frac{V_t(T_f, V_{bsi}) - V_t(T_f, V_{bsj})}{V_{bsi} - V_{bsj}} \right|_{\text{ave}, T_f=298 \sim 398K, V_{bs}=0 \sim 0.6V, i \neq j} \quad (\text{eq. 3-48})$$

Using the known values of p_o and r_o , we could get the value of q_o as following:

$$q_o = [V_t(T_f, V_{bsi}) - p_o T_f - r_o V_{bsi}]|_{ave, T_f=298\sim 398K, V_{bsi}=0\sim 0.6V} \quad (\text{eq. 3-49})$$

Applying $V_t - V_{bs}$ curves in Fig. 3-4 and 3-5 to extract every corresponding value of δ at every operation temperature, we could make the $\delta - T$ curve as shown in Fig. 3-6 and 3-7. In the same way, employing linear approximation fitting to the $\delta - T$ curve to get the slope, that's the value of a :

$$a = \frac{\partial \delta(T)}{\partial T} \quad (\text{eq. 3-50})$$

Then the value of b is readily solved as follow:

$$b = \delta(T_f) - a T_f \quad (\text{eq. 3-51})$$

While operating MOSFET under normal mode in linear region, we can assume $\frac{d\mu_n^{eff}(T)}{dV_{gs}}$ is negligible and then calculate the homologous transconductance [12]:

$$G_m^{lin} = \mu_n^{eff}(T) C_{ox} \frac{W}{L} V_{ds} \quad (\text{eq. 3-52})$$

Now we can find out the tendency between mobility and temperature by investigating the tendency between transconductance and temperature as shown in Fig. 3-8 and 3-9. At low V_{gs} , substrate impurity scattering is dominant and there exists a relationship: $\mu_n^{eff}(T) \propto V_{gs} - V_t$; however, elevated V_{gs} would result in enhanced surface roughness scattering, and then the relation between $\mu_n^{eff}(T)$ and $(V_{gs} - V_t)$ becomes negative tendency as shown in eq. 3-6, so the maximum values of mobility and thus transductance exist. Here we only consider these values of transductance

before the extreme value due to the reason as mentioned that the ZTC point is too small to undergo the enhanced surface roughness scattering.

Then, we consider the influence of phonon scattering on mobility. The mutual compensation of $(V_{gs} - V_t)$ and temperature in eq. 3-4 $[\mu_n^{eff}(T) = \mu_n^{eff}(T_0)(\frac{T}{T_0})^{-K_1}]$ would result in a quasi-ZTC point for transductance, whose location would be before the maximum point [29].

However, we must choose these transductance values in the regime where exists outstanding dependence of mobility on temperature to tune the value K_1 , and that's just the regime between its quasi-ZTC point and the extreme point:

$$\left. \frac{\mu_n^{eff}(T_j)}{\mu_n^{eff}(T_i)} = \frac{Gm(T_j)}{Gm(T_i)} = \left(\frac{T_j}{T_i}\right)^{K_1} \right|_{ave} \quad (eq. 3-53)$$

Finally, using $I_d - V_{ds}$ curve shown in Fig. 3-10 and 3-11, we tune out the appropriate value of x :

$$\left. \frac{I_d^{sat}(V_{gsi})}{I_d^{sat}(V_{gsj})} = \left(\frac{V_{gsi} - V_t}{V_{gsj} - V_t}\right)^x \right|_{I_d^{sat}@V_{ds}^{sat}=V_{gs}-V_t} \quad (eq. 3-54)$$

All of those parameter extractions are shown in Table. 3.2.

3.3.4 The ZTC Point Measurements of DTMOS

Extending the viewpoint of the above theory, the experimental value also could be obtained by two ways; we can operate the device under DT-mode, directly extracting the ZTC point as seen from Fig. 3-12 to 3-15, or we can employ the curve $V_{gs}(ZTC) - V_{bs}$ and the line $V_{bs} = \alpha V_{gs}$ as shown from Fig. 3-16 to Fig. 3-19 to get

the intersection point, that's also the ZTC point for DTMOS. The experimental and the theoretical values are listed in Table 3.3 and the corresponding currents in Table 3.4. Here K_1 don't have to equal 1.5, and it depends on the experimental results which reflect the scattering mechanisms and the qualities of devices. Being worth mentioning, the errors in the linear and saturation region are both smaller than 5%.

3.4 Summary

The purpose of this section is combining the idea of ZTC point with DTMOS application. For DTMOS operation, smaller threshold voltage than conventional MOS results in lower ZTC point value; besides, by adjusting the value of α , we can change the V_t shift and thus the ZTC point shift.

First, we present a drain current model of DTMOS. Then, distinct two ZTC point models are identified, one is in the linear region, and the other is in the saturation region. Additionally, we take the factor δ and the modification of ideal square-law condition under saturation mode to increase the accuracy. Then we show a series steps to extract those considered parameters so that the ZTC point predicted value could be figured out. On the other hand, we also operate the device under DT-mode to get the ZTC point experimentally.

Furthermore, we employ the ZTC point under normal mode at a fixed body bias and the equation $V_{bs} = \alpha V_{gs}$ to take the point of intersection as another method of extracting DTMOS ZTC point both theoretically and experimentally.

In the end, owing to considering many extra parameters than beforehand researches, we attain very small error between predicted value and experimental data (< 5%) no matters in the linear or nonlinear regions.






Fig. 3-1 Equivalent circuits used to evaluate the effect of substrate bias on MOSFET I-V characteristics.

Temperature	300K	375K	400K
N_i (cm ⁻³)	$1.5 * 10^{10}$	$1.6 * 10^{12}$	$5.2 * 10^{12}$
$2\phi_{fp}$ (V)	0.954	0.726	0.669


Table 3.1 N_i (cm⁻³) and $2\phi_{fp}$ (V) lists for polysilicon gate at different temperatures.



(a)



(b)



(c)






Fig. 3-2 Threshold voltage versus temperature for NMOS with (a) polysilicon (b) TaC (c) TiN gate under different body bias. The sweep range of body bias is from 0V to 0.6V.

(a)



(b)



(c)






Fig. 3-3 Threshold voltage versus temperature for PMOS with (a) polysilicon (b) TaC (c) TiN gate under different body bias. The sweep range of body bias is from 0V to 0.6V.

(a)



(b)



(c)






Fig. 3-4 Threshold voltage versus body bias for NMOS with (a) polysilicon (b) TaC (c) TiN gate for different operation temperatures. The operation temperatures are fixed 298K, 318K, 338K, 358K, and 398K, respectively.

(a)



(b)



(c)






Fig. 3-5 Threshold voltage versus body bias for PMOS with (a) polysilicon (b) TaC (c) TiN gate for different operation temperatures. The operation temperatures are fixed 298K, 318K, 338K, 358K, and 398K, respectively.

(a)



(b)



(c)






Fig. 3-6 Averaged values of minus body effect parameter versus temperature for NMOS with (a) polysilicon (b) TaC (c) TiN gate material. The sweep range of body bias is from 0V to 0.6V.

(a)



(b)



(c)






Fig. 3-7 Averaged values of minus body effect parameter versus temperature for PMOS with (a) polysilicon (b) TaC (c) TiN gate material. The sweep range of body bias is from 0V to 0.6V.

(a)



(b)



(c)






Fig. 3-8 Transconductance versus gate voltage for NMOS with (a) polysilicon (b) TaC (c) TiN gate under normal mode for different operation temperatures. The operation temperatures are fixed 298K, 318K, 338K, 358K, and 398K, respectively.

(a)



(b)



(c)






Fig. 3-9 Transconductance versus gate voltage for PMOS with (a) polysilicon (b) TaC (c) TiN gate under normal mode for different operation temperatures. The operation temperatures are fixed 298K, 318K, 338K, 358K, and 398K, respectively.

(a)



(b)



(c)






Fig. 3-10 Drain current versus drain voltage for NMOS with (a) polysilicon (b) TaC (c) TiN gate material under normal mode with different gate bias. The sweep range of gate bias is from 1V to 1.6V.

(a)



(b)



(c)




Fig. 3-11 Drain current versus drain voltage for PMOS with (a) polysilicon (b) TaC (c) TiN gate material under normal mode with different gate bias. The sweep range of gate bias is from -1V to -1.6V.

(a)


Gate	Poly	TaC	TiN
suggested K1	1.2	1.5	1.3
Po (mV/K)	-0.78	-0.94	-0.88
qo (V)	0.748	0.922	0.976
ro	-0.166	-0.134	-0.136
a (1/V)	0.00056	0.00047	0.00046
b (K/V)	-0.028	-0.029	-0.026
x	1.8	1.8	1.8

(b)


Gate	Poly	TaC	TiN
suggested K1	0.9	0.9	0.9
Po (mV/K)	0.817	0.775	0.91
qo (V)	-0.937	-1.01	-0.943
ro	-0.18	-0.174	-0.163
a (1/V)	0.00027	0.00016	0.00031
b (K/V)	0.04	0.049	0.011
x	1.9	1.9	1.9

Table 3.2 Extracted parameters for (a) DT-NMOS and (b) DT-PMOS.

(a)



(b)



(c)






Fig. 3-12 Drain current versus gate voltage for DT-NMOS with (a) polysilicon (b) TaC (c) TiN gate for different operation temperatures. The operation temperatures are fixed 298K, 318K, 338K, 358K, and 398K, respectively and the applied drain voltage is 0.1V.

(a)



(b)



(c)






Fig. 3-13 Drain current versus gate voltage for DT-NMOS with (a) polysilicon (b) TaC (c) TiN gate for different operation temperatures. The operation temperatures are fixed 298K, 318K, 338K, 358K, and 398K, respectively and the applied drain voltage is 1.2V.

(a)



(b)



(c)






Fig. 3-14 Drain current versus gate voltage for DT-PMOS with (a) polysilicon (b) TaC (c) TiN gate for different operation temperatures. The operation temperatures are fixed 298K, 318K, 338K, 358K, and 398K, respectively and the applied drain voltage is -0.1V.

(a)



(b)



(c)






Fig. 3-15 Drain current versus gate voltage for DT-PMOS with (a) polysilicon (b) TaC (c) TiN gate for different operation temperatures. The operation temperatures are fixed 298K, 318K, 338K, 358K, and 398K, respectively and the applied drain voltage is -1.2V.

(a)



(b)



(c)






Fig. 3-16 Experimental value of ZTC point versus body bias for NMOS with (a) polysilicon (b) TaC (c) TiN gate. The applied drain voltage is 0.1V.

(a)



(b)



(c)






Fig. 3-17 Experimental value of ZTC point versus body bias for NMOS with (a) polysilicon (b) TaC (c) TiN gate. The applied drain voltage is 1.2V.

(a)



(b)



(c)






Fig. 3-18 Experimental value of ZTC point versus body bias for PMOS with (a) polysilicon (b) TaC (c) TiN gate. The applied drain voltage is -0.1V.

(a)



(b)



(c)




Fig. 3-19 Experimental value of ZTC point versus body bias for NMOS with (a) polysilicon (b) TaC (c) TiN gate. The applied drain voltage is -1.2V.

(a)

Vg(ZTC)Id	Poly	TaC	TiN
lin_theoretical (V)	0.706	0.821	0.906
lin_experimental (V)	0.688	0.811	0.898
lin_error	2.61%	1.24%	0.92%
sat_theoretical (V)	0.782	0.904	0.997
sat_experimental (V)	0.801	0.883	1.02
sat_error	2.37%	2.45%	2.18%

(b)

Vg(ZTC)	Poly	TaC	TiN
lin_theoretical (V)	-0.951	-1.02	-0.964
lin_experimental (V)	-0.942	-0.996	-0.973
lin_error	1%	2.8%	0.94%
sat_theoretical (V)	-1.12	-1.2	-1.154
sat_experimental (V)	-1.109	-1.23	-1.162
sat_error	1.02%	2.3%	0.68%

Table 3.3 Comparison of the ZTC point between theoretical value and experimental value for (a) DT-NMOS and (b) DT-PMOS.


(a)

Id(ZTC)	Poly	TaC	TiN
lin_experimental (mA)	0.045	0.071	0.074
sat_experimental (mA)	0.176	0.456	0.259

(b)

Id(ZTC)	Poly	TaC	TiN
lin_experimental (mA)	0.024	0.028	0.017
sat_experimental (mA)	0.101	0.167	0.142

Table 3.4 Drain current at ZTC point for (a) DT-NMOS and (b) DT-PMOS.



Chapter 4

Conclusion and Future Work

4.1 Conclusion

From the theoretical and experimental results, metal gates have better gate control capability than polysilicon gate. Additionally, a high α with the low operation temperature further improves the gate control capability. As a result, high-K metal gate stack operated at the low operation temperature (223K) under DT-mode could bring about best performance.

Moreover, we deduce a drain current model of DTMOS, and then the corresponding both ZTC point models in the linear and saturation regions are identified. The analytical expression which takes in to consideration of the body bias effect δ and the modification of ideal square-law condition in the saturation region could effectively reduce the errors ($< 5\%$). Furthermore, the analysis could help us to get the best current gain under low temperature operation for DT devices.

4.2 Suggestions for Future Work


In the chapter 3, we assume that threshold voltage is only dependent on temperature and body bias as in eq. 3-28. In fact, it should also depend on drain voltage due to DIBL effect, especially for the short channel devices. So, we can rewrite eq. 3-28 anew as following:

$$V_t(V_{bs}) = p_o T + q_o + r_o V_{bs} + \eta V_{ds} \quad (\text{eq. 4-1})$$

Since DIBL is dependent on temperature, so we further assume η as:

$$\eta = cT + d < 0 \quad (\text{eq. 4-2})$$

Extracting η , namely c and d , and taking it in to our ZTC point models, we can increase the accuracy, especially in the saturation region.



References

- [1] Z. J. Ma, J. C. Chen, Z. H. Liu, J. T. Krick, Y. C. Cheng, C. Hu and P. K. Ko, "Suppression of Boron Penetration in p^+ Polysilicon Gate P-MOSFETs Using Low-Temperature Gate-Oxide N_2O anneal", *IEEE, Electron Device Lett.*, vol. 15, no.3, pp. 109-111, 1994.
- [2] F. Y. Yen, C. L. Hung, Y. T. Hou, P. F. Hsu, V. S. Chang, P. S. Lim, L. G. Yao, J. C. Jiang, H. J. Lin, C. C. Chen, Y. Jin, S. M. Jang, H. J. Tao, S. C. Chen and M. S. Liang, "Effective Work Function Engineering of Ta₂Cy Metal Gate on Hf-based Dielectrics", *IEEE, Electron Device Lett.*, vol. 28, no. 3, pp. 201-203, 2007.
- [3] Y. T. Hou, F. Y. Yen, P. F. Hsu, V. S. Chang, P. S. Lim, C. L. Hung, L. G. Yao, J. C. Jiang, H. J. Lin, Y. Jin, S. M. Jang, H. J. Tao, S. C. Chen and M. S. Liang, "High Performance Tantalum Carbide Metal Gate Stacks for NMOS Application", *IEDM Tec. Dig.*, pp. 31-34, 2005.
- [4] P. F. Hsu, Y.T. Hou, F.Y. Yen, V.S. Chang, P.S. Lim, C.L. Hung, L.G. Yao, J.C. Jiang, H.J. Lin, J.M. Chiou, K.M. Yin, J.J. Lee, R.L. Hwang, Y. Jin, S.M. Chang, H.J. Tao, S.C. Chen, M.S. Liang and T.P. Ma, "Advanced Dual Metal Gate MOSs with High- k Dielectric for CMOS Application", *IEDM Tec. Dig.*, pp. 11-12, 2006.
- [5] F. Assaderaghi, D. Sinitsky, S. A. Parke, and J. Bokor, "A Dynamic Threshold-Voltage MOS (DTMOS) for Ultra-Low Voltage Operation", *IEDM Tec. Dig.*, pp. 809, 1994.
- [6] J. K. Lee, N. J. Choi, C. G. Yu, J. P. Colinge and J. T. Park, "Temperature dependence of DTMOS transistor characteristics", *Solid-State Electronics*, pp. 183–187, 2004.
- [7] Y. J. Lee, T. S. Chao and T. Y. Huang, "The Effects of Dielectric Type and Thickness on the Characteristics of Dynamic Threshold Metal Oxide Semiconductor

Transistors”, *Jpn. J. Appl. Phys.*, vol. 42, pp. 5405–5409, 2003.

[8] J. Y. Chen, Y. Taur, R. H. Dennard and S. P. Klepner, “Submicrometer-Channel CMOS for Low-Temperature Operation”, *IEEE Trans. Electron Devices*, vol. 34, no. 1, pp. 19-27, 1987.

[9] F. H. Gaensslen, V. L. Rideout, E. J. Walker and J. J. Walker, “Very Small MOS’s for Low-Temperature Operation”, *IEEE Trans. Electron Devices*, vol. 24, no. 3, pp. 218-229, 1977.

[10] F. Shoucair and W. Hwang, “Electrical Characteristics of Large Scale Integration (LSI) MOSFETs at Very High Temperature. (Part I: Theory)”, *Microelectron. Reliab*, vol. 24, no. 3, pp. 465-485, 1984.

[11] F. Shoucair and W. Hwang, “Electrical Characteristics of Large Scale Integration (LSI) MOSs at Very High Temperature. (Part II: Experiment)”, *Microelectron. Reliab*, vol. 24, no. 3, pp. 465-485, 1984.

[12] F. S. Shoucair, “Design Considerations in High Temperature Analog CMOS Integrated Circuits”, *IEEE Trans. Components, Hybrids, and Manufacturing Tec.*, vol. 9, no. 3, 1986.

[13] F. S. Shoucair, “Analytical and Experimental Methods For Zero-Temperature-Coefficient Biasing of MOS Transistors”, *IEEE Electronics Lett.*, vol. 25, no. 17, 1989.

[14] Z. D. Prijic, S. S. Dimitrijevic and N. D. Stojadinovic, “The Determination of Zero Temperature Coefficient Point in CMOS Transistor”, *Microelectron. Reliab*, vol. 32, no. 6, pp. 769-773, 1992.

[15] A. A. Osman, M. A. Osman, N. S. Dogan and M. A. Imam, “Zero-Temperature-Coefficient Biasing Point of Partially Depleted SO1 MOSFET’s”, *IEEE Trans. Electron Devices*, vol. 42, no. 9, pp. 1709-1711, 1995.

- [16] J. Pretet, A. Vandooren and S. Cristoloveanu, "Temperature Operation of FDSOI Devices with Metal Gate (TaSiN) and High-K dielectric", *IEEE European Solid-State Device Research Conference*, pp. 573 – 576, 2003.
- [17] A. Vandooren, "A 50nm TiN gate fully-depleted SOI CMOS technology with HfO₂ gate dielectric and elevated Source/Drain extensions", *IEEE Silicon Nanoelectronic Worksshop*, 2003.
- [18] N. D. Arora, and G. Sh. Gildenblat, "A Semi-Empirical Model of the MOS Inversion Layer Mobility for Low-Temperature Operation", *IEEE Trans. Electron Devices*, vol. 34, no. 1, pp. 89-93, 1987.
- [19] S. J. Wind, L. Shi, K. L. Lee, R. A. Roy, Y. Zhang, E. Sikorski and C. D'emic, "Very High Performance 50 nm CMOS at Low Temperature", *IEDM Tec. Dig.*, pp. 928-930, 1999.
- [20] S. M. Sze, and Kwork, "Physics of Semiconductor Devices", Third edition, John Wiley & Sons, Inc., Hoboken, New Jersey, 2007, Ch 6.
- [21] M. Kadoshima, T. Matsuki, S. Miyazaki, K. Shiraishi and T. Chikyo, "Effective-Work-Function Control by Varying the TiN Thickness in Poly-Si/TiN Gate Electrodes for Scaled High-*k* CMOSs", *IEEE, Electron Device Lett.*, vol. 30, no. 5, pp. 466-468, 2009.
- [22] *Electronic Monthly*, vol 170, pp.103-127, 2009.
- [23] Y. Taur, "Fundamentals of Modern VLSI Devices", Second edition, Cambridge Univ Pr, 2009, Ch 3.
- [24] J. C. S. Woo and J. D. Plummer, "Short-Channel Effects in MOSFET's at Liquid-Nitrogen Temperature", *IEEE Trans. Electron Devices*, vol. 33, no. 7, pp. 1012-1019, 1986.
- [25] G. Groeseneken, J. P. Colinge, H. E. Maes, J. C. Alderman and S. Holt.


“Temperature Dependence of Threshold Voltage in Thin-Film SOI MOSFET’s”,
IEEE, *Electron Device Lett.*, vol. 11, no. 8, pp. 329-331, 1990.

[26] N. Kistler, J. Woo, K. Terrill, and P. K. Vasudev, “Characterization of MOSFETs on Very Thin SOI at Temperatures from 77K to 350K”, *SOS/SOI Technology Conference*, 1989.

[27] M. de Souza, M. A. Pavanello, J. A. Martino, E. Simoen and C. Claeys, “Low Temperature Influence on The Uniaxially Strained FD SOI NMOSFETs Behavior”, *Microelectronic Engineering*, pp. 2121-2124, 2007.

[28] I. M. Filanovsky and A. Allam, “Mutual Compensation of Mobility and Threshold Voltage Temperature Effects with Applications in CMOS Circuits”, *IEEE Trans. Circuits and Systems*, vol. 48, no. 7, pp. 876-884, 2001.

[29] M. E. Kaamouchi, G. Dambrine, M. S. Moussa, M. Emam, D. V. Janvier and J. P. Raskin, “Body-Biasing Control on Zero-Temperature-Coefficient in Partially Depleted SOI MOSFET”, *IEEE, SIRF*, pp. 114-117, 2008.



簡歷 (Vita)

姓名：林琬琦

性別：女

出生日：1986年6月10日

籍貫：台灣省 台南縣

出生地：台灣 高雄市

學歷：國立中央大學物理學系 學士班

2004年9月-2008年6月

國立交通大學電子物理學系 碩士班

2008年9月-2011年6月

碩士論文題目：

動態臨限電壓場效電晶體之零溫度係數點模型研究

Zero Temperature Coefficient Point Model of Dynamic Threshold MOSFETs