# 國 立 交 通 大 學 光電工程研究所

## 碩 士 論 文

WWW. 低溫鈍化絕緣層技術應用於錯型金氧半元件 之研究

**Study of Low Temperature Post-gate Dielectric Treatment for Germanium-based MOS Device** 

MITTH

研 究 生 : 林 敬 儒 指導教授 : 劉 柏 村 博士

中 華 民 國 九十九 年 八 月

## 低溫鈍化絕緣層技術應用於錯型金氧半元件之研究

### **Study of Low Temperature Post-gate Dielectric Treatment for Germanium-based MOS Device**





Submitted to Department of Photonics Institute of Electro-Optical Engineering College of Electrical and computer Engineering National Chiao Tung University In partial Fulfillment of the Requirements the Degree of Master In

Electro-Optical Engineering June 2010

中 華 民 國 九十九 年 八 月

# 低溫鈍化絕緣層技術應用於錯型金氧半元 件之研究

研究生:林 敬 儒 指導教授:劉 柏 村 博士

### 國 立 交 通 大 學 光電工程研究所

#### 摘要

鍺半導體由於擁有較高的電洞和電子遷移率,被視為是下一世代奈米電子元 件技術中最有希望取代矽而成為電晶體主動層的半導體材料,但是氧化鍺的熱穩 定性較差,使得元件製作過程中的高溫製程將會劣化 Ge-MOSFET 的元件特性。 因此,在我的論文裡,我們提出了一種低溫的超臨界流體技術,針對氧化鍺的熱 穩定問題去進行探討。目的是為了利用低溫的處理技術,去改善因為氧化鍺熱解 的問題對元件造成裂化的影響。我們研究了鍺型金氧半元件在超臨界二氧化碳流 體混合水的熱處理下其電性的改變。首先,我們使用了溫度約 150°C 超臨界流體 混合水的技術,直接對剛沉積完的二氧化矽做處理,我們後續使用了高解析穿透 式電子顯微鏡以及 X 光光電子能譜儀,驗證超臨界流體混合水能有效的使水分 子通過二氧化矽到達鍺通道和二氧化矽的界面,進而氧化鍺表面產生鍺型氧化物, 使得閘極氧化層厚度增加,並且減少界面的缺陷密度。從電容-電壓曲線可以驗 證在經過超臨界處理過後,在中高頻的頻率之下,反轉區的電容值可以有效的被 抑制,顯示出超臨界流體具有鈍化鍺通道表面缺陷的能力。在者,我們發現在經 過 450°C 30 分鐘的真空退火之後,發現元件有裂化的情形產生,使得閘極電容

下降,漏電流上升,推測跟二氧化鍺的熱解有關,然而在對經過退火後的元件作 超臨界處理,我們發現元件特性得到改善,不論是閘極電容值抬升,漏電流下降, 都顯示出超臨界二氧化碳流體混合水的確具有通過閘極氧化層進而深入到鍺通 道表面去鈍化缺陷的能力。

除此之外,我們利用電子槍真空蒸鍍系統,在低溫下製造二氧化鋯/二氧化 鍺元件結構,但不可避免地,在低溫沉積過程中,由於懸鍵和氧空缺的產生,使 得元件的特性不佳,而適當的退火可以讓二氧化鋯的薄膜品質變好,並降低界面 缺陷。但在 600℃ 30 秒的快速退火後,卻遇到二氧化鍺熱解的問題,使得元件 漏電大量抬升,藉由漏電機制的探討可以知道,漏電抬升的原因是因為二氧化鍺 熱解問題所產生的淺層缺陷所致,然而在經過後續的超臨界處理,我們發現這些 淺層缺陷可以有效的被修補,使得漏電可以被抑制,並且擁有較好的元件特性。

由這些結果顯示,顯示藉由低溫超臨界流體混合水的技術,能減少薄膜的缺 陷密度,並且改善錯型元件在界面的特性。可預期的,若將超臨界流體的特殊特 性整合在鍺型電晶體元件的製作上,去修補因為後續高溫製程對元件產生的裂化 情形,對於未來高效能緒型 MOSEFT 發展,將具有其優勢以及前瞻性。

### THEFT IS

# **Study of Low Temperature Post-gate Dielectric Treatment for Germanium-based MOS Device**

Student: Jing-Ru Lin Advisor: Dr. Po-Tsun Liu

Department of Photonics Institute of Electro-Optical Engineering National Chiao Tung University

#### **Abstract**

## WWW.

In this study, supercritical fluids (SCF) technology is employed originally to effectively improve the properties of low-temperature-deposited metal oxide dielectric films. In this work,  $2\mu m$  Ge film are epitaxy on p-type Si by CVD, and  $13nm$  SiO<sub>2</sub> was deposited by LPCVD as gate oxide insulator. Then we divided two parts for study in this work. The first part, the supercritical fluids was applied on the as-deposited  $SiO<sub>2</sub>$  film. By HR-TEM, XPS analyses to verify the capacity of delivering H<sub>2</sub>O molecule into the  $SiO<sub>2</sub>$  films for repairing defect states. A smooth interfacial  $GeO<sub>2</sub>$ layer between gate  $SiO<sub>2</sub>$  and Ge is thereby formed after SCF treatment, and the frequency dispersion of capacitance-voltage characteristics is also effectively alleviated. The second part, the electrical degradation of Ge-MOS after a post-gate dielectric annealing at 450°C, as the SCF treated, it can be restored to an extent similar to the initial state.

Additionally, supercritical fluids technology is also proposed to effectively remove the shallow traps in  $ZrO_2/GeO_2$  stacks after 600°C annealing, which defects are created by  $GeO<sub>2</sub>$  decomposition makes  $GeO$  desorption to enhance the device leakage increasing obviously. As SCF treated, the leakage was suppressed and the shallow traps are reduced by current mechanism fitting. The low temperature SCF treatment on high performance Ge-MOSFET shows promise as critical technology in resolving GeO<sub>2</sub> decomposition.



#### 誌 謝

兩年的碩士生活,一眨眼就過去了,兩年的林林總總讓我可以順 利的完成我的碩士論文。首先我要先感謝我的指導教授:劉柏村教授, 提供完好的研究環境以及豐富的資源,並且在實驗上給予我寶貴的意 見讓我受益良多。

 再來要感謝的就是帶我的震鑠學長,雖然學長對實驗的要求比較 嚴苛,但學長總是不厭其煩地教導我實驗的方法與想法,且樂於與我 互相討論實驗上的問題,讓我這兩年來成長許多。接著要感謝的是帶 我學機台的小猪學長、虛胖學長和阿寶學長,感謝你們帶我入門實驗 機台,讓我可以順利低上手完成自己的實驗。還有虛胖學長,在實驗 上也幫了我需多的忙,不論是在國科會貴儀上的預約,材料分析送件 及分析,給予我許多的協助。

 再來要感謝的是一德學長、立峰學長和立煒學長,雖然在研究上 比較沒交集,然而在我需要幫忙的時候,也依然不吝嗇的提供一些寶 貴的意見給我做參考。 **ROGI** 

再來感謝光廷、俊傑、治翔、富海,有你們這麼好的同學,讓我 在這兩年過得很開心,大家偶爾白爛一下,一起吃飯一起出去玩,一 起努力,即使在實驗上總是遇到許多的不順和困難,大家也是一起咬 著牙,也順利的撐過去了。恭喜大家都順利一起畢業。

再來感謝明聰、楊順和孟娟,特別感謝明聰學弟在實驗上的協助 和幫忙。

最後感謝我的父親林進南先生,母親張麗美女士,多年來對我的 栽培和鼓勵,讓我可以在求學的路途上無後顧之憂,在自己的路上衝 刺。也謝謝老妹和朋友們一直給予我支持和幫忙,讓我可以克服許多 問題和面臨到的困難,有你們的協助,讓我得以在兩年的碩士生活順 利完成我的學業。

v

林敬儒 2010 年 8 月

## **Contents**



## **Chapter 2 Effects of Supercritical Fluid (SCF) and Post-Deposition Annealing (PDA) on the SiO2/Ge MOS Capacitor**

2.1 Fabrication of Metal Oxide Semiconductor Capacitor and Experiment Process





## **Chapter 3 Effects and mechanisms of PDA and following SCF treated on the ZrO2/GeO2/Si MOS capacitor**

WWW.

3.1 Fabrication of ZrO<sub>2</sub>/GeO<sub>2</sub> Stack with MOS Capacitor and Experiment Process



## **Chapter 4 Conclusions and Suggestions for Future Work**





## **Table Captions**



## **Figure Captions**

## *Chapter 1*



## *Chaprer 2*



## *Chapter 3*



- Fig. 3-18 Capacitance verse gate voltage curve at various SCF-liked treatments. --- 41 Fig. 3-19 Flat band voltage verses various treatments. ------------------------------ 41 Fig. 3-20 Effective oxide thickness (EOT) verses various treatments. ------------ 42 Fig. 3-21 Hysteresis verses various treatments. -------------------------------------- 43
- Fig. 3-22 Current density verses voltage under various treatments. --------------- 43



#### **Chapter 1**

#### **Introduction**

#### **1.1 General Background**

From the 1960s to current IC industry, Moore's Law is the key to lead the semiconductor industry; it's say that the number of transistors per unit area has doubled every 18 months. That means more transistors are integrated on a chip, enabling higher performance and reduced cost. To follow Moore's Law, the dimension of transistors must continue to be scaling down. However, as the channel length and gate oxide thickness of complementary metal oxide semiconductor (CMOS) devices continuous to shrink, short-channel effect [1] and power consumption [2] are critical problems we faced separately.

For the metal-oxide-semiconductor field-effect transistor (MOSFET), the drive current can be representation of the performance of MOSFET device, higher drive current indicate higher performance. The first order current-voltage approximation drive current in saturation region is expressed as

$$
I_{DS} = \frac{1}{2} \frac{W}{L} \mu C_{OX} (V_{GS} - V_T)^2
$$
 (1-1)

$$
C_{ox} = \frac{\varepsilon_{ox}}{t_{ox}} \tag{1-2}
$$

Where W is the channel width, L is the effective channel length,  $\mu$  is the mobility of channel material,  $C_{OX}$  is the gate oxide capacitance per unit area,  $V_{GS}$  is the voltage applied on gate to source,  $V_T$  is the threshold voltage,  $\varepsilon_{OX}$  is the dielectric constant of gate oxide,  $t_{OX}$  is the gate oxide thickness. As feature size is scale down, gate length (L) and oxide thickness  $(t_{OX})$  shrink to lead high drive current, as scale down continuously, the above mention problems become the dramatic challenges because physical limitation of size effect. Elevating channel mobility is a way to get higher performance and avoid size issues. Enable to get high mobility for silicon based CMOS, there are two major technology; vertical structure [3,6] and channel strain [4,5] can enhance mobility of silicon channel about dozens percent [4,5]. Although the techniques can improve carrier mobility to get high performance of silicon based CMOS devices, but also face to the problems of processing is too complicated, low throughput and poor yield make cost too high. To resolve the challenges and still keep CMOS performance ongoing, a simple and intuitive way is replace silicon with new channel material.

Germanium (Ge) semiconductor has been considered as a alternative channel material in replace of Si for future high-performance CMOS technology, because its higher carrier mobility for both electrons (2.6 times) and holes (4.2 times), lower dopant thermal activation energies for shallower junction formation and compatible fabrication processes with existing silicon manufacturing infrastructure. However, the Ge-MOS technology still has many challenges and not been widely deployed. The most critical issue hindering the application of Ge is lack of high-quality and stable Ge insulation oxide comparable to silicon dioxide  $(SiO<sub>2</sub>)$  for silicon [7, 8]. The poor native Ge oxide  $(GeO<sub>2</sub>)$  layer would be soluble in water and thermally decomposed at low temperature (about 420°C) induced Ge diffuses into gate dielectric layer during the thermal deposition or post-deposition annealing (PDA) processes. The reaction of  $GeO<sub>2</sub>$  decomposition can be expressed as

$$
Ge + GeO_2 \to 2GeO_{(g)} \tag{1-3}
$$

Sequentially, poor interface properties and high gate leakage current will be

exhibited in the Ge-MOS device [9-13]. Various pre-gate surface modification techniques, such as surface nitridation or Si passivation, have been developed to improve the quality of gate insulator/Ge interface [14]. It was also reported that high-performance Ge MOSFET could be realized by careful control of interfacial  $GeO<sub>2</sub>$  formation [8]. In my thesis, a low-temperature supercritical  $CO<sub>2</sub>$  (SCCO<sub>2</sub>) fluid technology is proposed as a post-gate dielectric treatment at 150°C to improve the dielectric/Ge interface after high-temperature PDA process.

The supercritical fluid (SCF), which exists above its critical pressure and temperature, as shown in Fig 1-1 [15, 16]. It provides good liquid-like solvency and high gas-like diffusivity, giving it excellent transport capacity [17]. Table 1-1 shows critical pressure and temperature for some common fluids.  $CO<sub>2</sub>$  is most attractive to be as supercritical fluid, because of it is easy to achieve supercritical state, low critical temperature (room temperature at  $30^{\circ}$ ) and not high critical pressure (1072psi = 72.8 atm), non-toxic, non-flammable, and inexpensive. The oxidant is also easily dissolved in  $SCCO<sub>2</sub>$  fluid with specific surfactants. It is thereby allowed for  $SCCO<sub>2</sub>$  fluid to transport the oxidant and penetrate the dielectric layer for trap passivation and interface oxidation at low temperature [18-20].

#### **1.2 Motivation**

To achieve a low temperature process on Ge-MOS device, high-k material is a good candidate to be gate dielectric for Germanium substrate. There are least four requirements to form gate dielectric on Germanium. First, enough high dielectric constant (>20). Second, must be thermodynamic stable with Ge, the high-k material does not react with the Ge during depositing, because a low-k interfacial layer will be form during depositing, to reduced the dielectric constant of high-k material. Third,

large enough band offset with Ge (>1eV), enough barrier high between Ge and gate dielectric to prevent the leakage by carriers get thermal energy to overcome the barrier between Ge and gate oxide and to create leakage. Forth, form a good interface with Ge. The hafnium oxide (HfO<sub>2</sub>) and the zirconium oxide (ZrO<sub>2</sub>) are meeting the above four conditions, and have been widely studied. For high-k metal gate,  $HfO<sub>2</sub>$  is widely used in 45nm processing; because of it has better thermodynamic stability than  $ZrO<sub>2</sub>$ on silicon. However, for germanium as the channel material,  $ZrO<sub>2</sub>$  is more compatible than  $HfO<sub>2</sub>$ , because of less interfacial layer which is low k layer form after post-deposition annealing due to Ge intermixing in  $ZrO<sub>2</sub>$  [21]. In addition, very high-k (k~37)  $ZrO<sub>2</sub>$  have been proposed via Ge incorporation into  $ZrO<sub>2</sub>$  [22]. Therefore,  $ZrO<sub>2</sub>$ is a good high-k material deposited on Ge, we choose  $ZrO<sub>2</sub>$  as our research high-k material.

Among several metal oxide films formations, in general, low temperature deposition is prefer, because of low thermal budget and low costs. However, the low-temperature deposited films have poor interfacial properties and larger leakage current due to numerous traps inside the metal oxide film. Proper annealing can reduced leakage and remove oxide charges and interface traps in the  $ZrO<sub>2</sub>$ . But for germanium substrate, the  $GeO<sub>2</sub>$  thermal stability is a critical problem to form a good Ge-MOS. Because PDA or following high-temperature processes could induced Ge decomposition into gate dielectric, to create leakage source enhance the leakage current after annealing. On my thesis, we use the low-temperature (150 $\degree$ C) technique supercritical fluid (SCF) to transport the oxidant and penetrate the dielectric layer for trap passivation and interface oxidation at low temperature. And by leakage current fitting to see how leakage mechanism transfers after SCF treats.

#### **1.3 Organization of the Thesis**

In chapter 2, we first study conventional  $SiO<sub>2</sub>$  deposited by LPCVD on epi-Germanium substrate. Discussing thermal stability and SCF treatment as deposited LP-oxide. Various analysis techniques, such as material analysis like high-resolution transmission electron microscopy (HRTEM), x-ray photoelectron spectroscopy (XPS), x-ray diffraction (XRD), were performed to characteristic the cross section of device and surface morphology. For electrical analysis, like capacitance-voltage (CV) and current density-voltage (JV) by Agilent 4980 and Keithley 4200 were perform to characteristic the device performance and analysis the interface and bulk quality of gate dielectric.

In chapter 3, we introduced the  $ZrO<sub>2</sub>$  as high-k gate dielectric, as well as deposited  $GeO<sub>2</sub>$  between gate insulator and Si to enlarge the  $GeO<sub>2</sub>$  decomposition problems which lead to deterioration of the devices after post deposition annealing. Furthermore, we study the effects of SCF treatment after post dielectric annealing, by analyzing CV and JV curve which helped us to understand the recovery of Ge decomposition in Al/ZrO2/GeO2/Si capacitor before and after SCF treatment. Also, by current fitting to realize the leakage current mechanism transformation after SCF treated.

Finally, in chapter 4, gave the conclusions and suggestions of the thesis for the future work.



**Table 1-1** Critical temperature and pressure for some common fluids.

#### **Chapter 2**

# **Effects of Supercritical Fluid (SCF) and Post-Deposition**  Annealing (PDA) on the SiO<sub>2</sub>/Ge MOS Capacitor

### **2.1 Fabrication of Metal Oxide Semiconductor Capacitor and Experiment Process**

A 0.5 ohm-cm p-type (100) Si wafer was cleaned with standard RCA clean process and immediately loaded into the Applied Materials reduced-pressure chemical vapor deposition (RP-CVD) reactor. The initial 600 nm-thick Ge film was grown at 400 $^{\circ}$ C with a GeH<sub>4</sub> partial pressure of 8 Pa. Annealing under H<sub>2</sub> ambient was then performed at 825°C for 40 min. The growth temperature was ramped to 600°C for the deposition of another 1.4  $\mu$ m-thick Ge layer at 8 Pa, followed by a 15-min H<sub>2</sub> bake at 750°C. This epitaxial Ge (epi-Ge) layer is p-type with an electrically activated concentration of  $4\times10^{15}$  cm<sup>-3</sup>. The wafer was immediately loaded into a low-pressure chemical vapor deposition (LPCVD) furnace with 300 mTorr and a thin silicon dioxide (SiO<sub>2</sub>) layer was deposited at  $300^{\circ}$ C on top of the epi-Ge layer, as the gate insulator of the following Ge-MOS device. It was followed that the samples were divided into two groups for study in this work. In the first group, the SCF treatment was performed right after the gate  $SiO<sub>2</sub>$  deposition to enhance the Ge-MOS device performance. The sample was placed in a SCF system at 150°C for 1 hr, where was injected with  $2000~3000$  psi of  $SCCO<sub>2</sub>$  fluid that were mixed with 5 vol.% of propyl alcohol and 5 vol.% of pure  $H_2O$ . The propyl alcohol acts as a surfactant between nopolar-SCCO<sub>2</sub> fluid and polar-H<sub>2</sub>O molecules, such that the H<sub>2</sub>O molecules are uniformly distributed in  $SCCO<sub>2</sub>$  fluid and delivered into the gate  $SiO<sub>2</sub>$  film to passivate defect states [28]. The supercritical fluid system is shown in Fig. 2-1.

In the second group, the influence of PDA on the Ge MOS device characteristics was studied further. The sample after the gate  $SiO<sub>2</sub>$  deposition was subjected to a PDA process at 450°C for 30 min in a vacuum furnace with  $1\times10^{-7}$  torr, and then the SCF pos-treatment was implemented with the same conditions as mentioned above. Finally, aluminum electrodes were thermally evaporated on the top surface of  $SiO<sub>2</sub>$  film with an electrode area of  $7.07 \times 10^{-4}$  cm<sup>2</sup> and the back side of silicon wafer to fabricate Ge-MOS capacitors. The material analysis of X-ray photoelectron spectroscopy (XPS) on epi-Ge channel layer was also performed to examine the evolution of chemical bonding before and after  $SCCO<sub>2</sub>$  treatment. In order to clearly distinguish the gate insulator/epi-Ge interface for signal collection, the  $SCCO<sub>2</sub>$  process was applied to a stack structure of 13nm-thick HfO<sub>2</sub>/epi-Ge layers. It is noted that the HfO<sub>2</sub> layer was in-situ removed by Ar<sup>+</sup> sputtering process before XPS spectra collection. Therefore, the information of chemical bonding at the epi-Ge surface can be obtained after SCF treatment. The experiment processes of SiO<sub>2</sub>/epi-Ge capacitor with various treatments are exhibited in Fig. 2-2.

#### **2.2 Effects of SCF on the Intrinsic SiO<sub>2</sub>/Ge Interface**

#### **2.2.1 High-Resolution Transmission Electron Microscopy Analysis**

Fig. 2-3 (a) and (b) show the cross-sectional HRTEM images of LPCVD-SiO2 on epi-Ge substrate before and after the  $SCCO<sub>2</sub>$  post-gate dielectric treatment, respectively. In Fig. 2-3(a), the thickness of as-deposited  $SiO<sub>2</sub>$  film is observed to be about 13.5 nm. After immersion of  $SCCO<sub>2</sub>$  fluids with oxidant (H<sub>2</sub>O molecule) at 150°C for 1 hr, the dielectric thickness above the Ge layer is increased to about 16.6 nm in total, and a clear and even interface is exhibited, as shown in Fig. 2-3(b). It is inferred that the increase of dielectric thickness and the even interface formed are originated from the formation of interfacial germanium oxide  $(GeO<sub>x</sub>)$  during the SCF treatment with excellent permeability. The following XPS analysis results will support the inference.

#### **2.2.2 CV Characteristics with Various SCF Treatments**

The frequency dependence of capacitance-voltage (C-V) curves for the Ge-MOS device with various post-treatments is studied at 300K, as depicted in Fig. 2-4. It is observed that the inversion capacitance which occurs at positive gate bias for p-type Ge exhibits frequency dispersion in different levels. The frequency dispersion behavior is attributed to the response of minority carrier generation from interface defect states to measuring frequencies. The fast minority-carrier response can be achieved at low frequency [23]. Compared with the case of lower interface state densities, the Ge-MOS capacitor with higher interface state densities also will present a larger inversion capacitance, and the gap of the inversion capacitances between both cases shrinks as the increase of measuring frequencies. In this work, the inversion capacitance of Ge-MOS device with SCF treatment declines fastest and approaches to an ideal minimum capacitance as compared to the one without SCF treatment, especially in the high measuring frequency of 500 KHz. In addition, it was shown that the C-V frequency dispersion decreased with increasing the SCF pressure. It is reasonably believed that with the pressure increasing the density of  $CO<sub>2</sub>$  will follow denser, on the other hand, the solubility of oxidant  $(H<sub>2</sub>O)$  and surfactant (propyl alcohol) are increased with increasing the  $CO<sub>2</sub>$  pressure. Fig. 2-5 is shown the projections of the phase diagram of carbon dioxide.

#### **2.2.3 X-ray Photoelectron Spectroscopy (XPS) Analysis**

Fig. 2-6 shows XPS spectra of Ge 3*d* signal on the interface between gate dielectric layers and epi-Ge before and after SCF treatment. The detected signal of Ge 3*d* spectra primarily comes from the surface of epi-Ge channel layer, since the gate dielectric layer was in-situ removed previously by  $Ar^+$  sputtering before XPS spectra collection. The signals of  $GeO_x$  and  $GeO_2$  bonding were observed for both samples from the XPS analysis. For the sample without SCF process, it is inferred that the species of oxygen will oxidize the Ge surface to form loose native oxide layer during the early stage of gate dielectric film deposition. After SCF treatment, higher signal intensity of  $GeO<sub>2</sub>$  bonding at the epi-Ge surface is observed obviously. The results reasonably explain that the oxidation at the gate dielectric/epi-Ge interface has occurred by adding oxidant  $(H_2O \overline{m}$  molecules) to the SCCO<sub>2</sub> fluid with excellent transport capacity. The formation of interfacial  $GeO<sub>2</sub>$  layer can smoothen the epi-Ge surface and alleviate frequency dispersion of inversion capacitance.

Fig. 2-7 shows the transporting mechanism for  $SCCO<sub>2</sub>$  fluids taking  $H<sub>2</sub>O$ molecule into dielectric film. It shows how the  $SCCO<sub>2</sub>$  can take oxidant (H<sub>2</sub>O) and surfactant (propyl alcohol) through the dielectric film to the dielectric/epi-Ge interface to oxidize the Germanium and passivate the defects.

## **2.3 The Thermal Stability and the Effects of SCF Treatment on PDA-Treated SiO<sub>2</sub>/epi-Ge MOS**

#### **2.3.1 Effects of the Thermal Stability on SiO<sub>2</sub>/epi-Ge Capacitor**

 The thermal stability and the effects of SCF treatment on PDA-treated Ge-MOS device are investigated further for realistic Ge-MOSFET fabrication consideration.

Fig. 2-8 shows C-V characteristics of 450°C PDA-treated Ge-MOS devices before and after  $SCCO<sub>2</sub>$  post-treatment. The inset of Fig. 2-8 also depicts the leakage current characteristics of the PDA-treated Ge-MOS devices before and after  $SCCO<sub>2</sub>$ post-treatment. The least accumulation capacitance is observed in the PDA-treated Ge-MOS device, about a 66% reduction compared with the control sample (without PDA process). The significant reduction of the accumulation capacitance due to poor charge holding capability can be attributed to the large leakage current of PDA-treated Ge MOS device, as shown in the inset of Fig. 2-8. It was reported that thermal process induces Ge decomposition and desorption into gate dielectric layer. Fig. 2-9 and Fig. 2-10 shows the mechanism of Ge decomposition with the  $GeO<sub>2</sub>$  which stacks on the Ge, after high temperature annealing, and the direct evidence  $GeO<sub>2</sub>$  desorption and consume the Ge substrate cause extremely uneven surface [24]. Also, the incorporation of Ge in dielectric insulator is believed to act as defect traps and thereby causes an increased gate leakage current [8, 11, 14].

#### **2.3.2 Effects of SCF Treatment on PDA-Treated Ge-MOS**

In this study, the implementation of SCF treatment after PDA process significantly reduces leakage current of gate insulator and recovers the C-V characteristic to a similar state as the initial Ge-MOS device without PDA process (control sample). This indicates again that oxidant  $(H<sub>2</sub>O)$  molecule) is effectively transported into  $SiO<sub>2</sub>$  film by the high-pressure SCF and passivates the defect states generated in the Ge-MOS device during high-temperature thermal PDA process.

#### **2.4 Summary**

In summary, a low-temperature  $SCCO<sub>2</sub>$  process at  $150^{\circ}$ C has been proposed to treat the gate oxide/epi-Ge interface and restore Ge-MOS device degradation after a high-temperature PDA process. It is observed that the uneven and poor interface was easily formed during thermal deposition processes on epi-Ge layer. After the SCF treatment, a smooth  $GeO<sub>2</sub>$  interface layer is formed and the frequency dispersion of inversion capacitance is alleviated. Furthermore, electrical degradation of Ge-MOS device after 450°C PDA process leads to the reduction of accumulation capacitance and the increase of gate leakage current. The SCF treatment also can transport the oxidant into the gate dielectric layer and passivate the Ge-related defect states generated by PDA process. Electrical characteristics of Ge-MOS device are effectively recovered to an extent similar to the one before PDA process.





Fig. 2-1 The supercritical fluid system.

#### **Experiment Flow**

- **1. RCA clean with p‐type silicon**
- **2. 2 μm Ge film epitaxially grown by CVD**
- **3. 13nm SiO2 was deposited on Ge by LPCVD**
- **4.**
- **SCF treatment right after oxide deposited**
- **450**℃ **30min vacuum annealing and then SCF treated**



**5. 300nm top and back contact deposited by thermal coater**

#### **Analysis of Material:**

- **1. X‐ray Photoelectron Spectroscopy (XPS).**
- **2. Transmission Electron Microscopy (TEM).**

#### **Analysis of Electrical characteristics:**

- **1. Current density‐electric field (J‐E) characteristics.**
- **2. Capacitor‐voltage (C‐V) characteristics.**

**Fig. 2-2** The experiment processes of  $SiO_2$ /epi-Ge.



**Fig. 2-3** Cross-sectional HRTEM images of LPCVD-SiO2 on epi-Ge substrate (a) before and (b) after the  $SCCO<sub>2</sub>$  post-gate dielectric treatment



**Fig. 2-4** The C-V characteristics of Ge-MOS devices with various SCF treatments.



**Fig. 2-5** The projections of the phase diagram of carbon dioxide.



**Fig. 2-6** XPS spectra of Ge 3*d* signal on the interface between gate dielectric layers and epi-Ge before and after SCF treatment.



**Fig. 2-7** The transporting mechanism for  $SCCO<sub>2</sub>$  fluids taking  $H<sub>2</sub>O$ molecule into dielectric film.



**Fig. 2-8** C-V characteristics of 450°C PDA-treated Ge-MOS devices before and after SCCO<sub>2</sub> post-treatment.

The inset of Fig. 2-8 depicts the leakage current characteristics of the PDA-treated Ge-MOS devices before and after SCCO<sub>2</sub> post-treatment.

Ī



**Fig. 2-9** Schematic model of the mechanism of GeO desorption from the



**Fig. 2-10** Direct evidence of Ge decomposition

#### **Chapter 3**

# **Effects and mechanisms of PDA and following SCF**  treated on the ZrO<sub>2</sub>/GeO<sub>2</sub>/Si MOS capacitor

## **3.1 Fabrication of ZrO<sub>2</sub>/GeO<sub>2</sub> Stack with MOS Capacitor and Experiment Process**

A 0.5 ohm-cm p-type (100) Si wafer was cleaned with standard RCA clean process and immediately loaded into the E-gun evaporator chamber. As the chamber pressure reached to the  $5 \times 10^{-6}$  torr, heater was opened and temperature was setting on 250°C. At the temperature was achieved to the 250°C, the initial 1nm GeO<sub>2</sub> film was grown at 250°C by E-gun evaporator, 20 min temperature holding after deposition was completed. Turn the heater off and waiting for 1 hr let chamber temperature to cold down to room temperature. In situ., opened the heater to reach to 250°C, the second 10nm  $ZrO<sub>2</sub>$  film was grown at 250°C by E-gun evaporator, 20 min temperature holding after deposition was completed. Turn the heater off, and waiting temperature cold down to the room temperature. The sample was subjected to the post deposition annealing, under 400°C and 500°C 30min in a vacuum furnace, 600°C 30sec. in a rapid temperature annealing (RTA), separately. The SCF treatment was performed right after the PDA to repair the device performance. The sample was placed in a SCF system at  $150^{\circ}$ C for 1 hr, where was injected with 2500 psi of SCCO<sub>2</sub> fluid that were mixed with 5 vol.% of propyl alcohol and 5 vol.% of pure  $H_2O$ . Finally, 500nm aluminum electrodes were thermally evaporated on the top surface of  $ZrO<sub>2</sub>$ film with an electrode area of  $7.07 \times 10^{-4}$  cm<sup>2</sup> and the back side of silicon wafer to

fabricate MOS capacitors. The IV and CV curve to see the MOS-capacitor properties, and by current fitting to comprehend the mechanism of Ge-related defects enhancing the leakage. The experiment flows of  $ZrO<sub>2</sub>/GeO<sub>2</sub>$  capacitor with various treatments are exhibited in Fig. 3-1.

Second part, we want to see the effects of independent  $SCCO<sub>2</sub>$  and  $H<sub>2</sub>O$ treatment on  $ZrO_2$  thin films, to confirm the validity after SCF treated on the  $ZrO_2$ films. A 0.5 ohm-cm p-type (100) Si wafer was cleaned with standard RCA clean process. 10nm ZrO2 deposited on Si immediately by E-gun evaporator, and then there are high pressure treating after dielectric depositing. Finally, 500nm aluminum electrodes were thermally evaporated on the top surface of  $ZrO<sub>2</sub>$  film with an electrode area of  $7.07 \times 10^{-4}$  cm<sup>2</sup> and the back side of silicon wafer to fabricate MOS capacitors. The IV and CV curve to see the MOS-capacitor properties. The experiment flows with various SCF-liked treatments are exhibited in Fig. 3-2. The results will show in section 3.4. 1896

#### **3.2 Effects of PDA on the ZrO<sub>2</sub>/GeO<sub>2</sub>/Si MOS Capacitor**

#### **3.2.1 Parameter Description**

There are three parameters represent the characteristics of MOS capacitors.

#### ¾ **Effective Oxide Thickness (EOT)**

$$
C_{ox} = \frac{\varepsilon_{SiO_2} A}{EOT} = \frac{\varepsilon_{ZrO_2} A}{d_{thick.}}
$$
\n(3-1)

$$
EOT = \frac{\varepsilon_{SiO_2}}{\varepsilon_{ZrO_2}} d_{thick.}
$$
 (3-2)

Eq.  $(3-1)$  represents the gate oxide capacitance equivalent thickness of the SiO<sub>2</sub>,

Eq. (3-2) represents the effective oxide thickness (EOT) related to the dielectric constant of  $ZrO_2$ . For the Eq. (3-2), the less EOT represents the value of k is higher. Where  $\varepsilon_{\text{SiO2}}$  is dielectric constant of SiO<sub>2</sub>,  $\varepsilon_{\text{ZrO2}}$  is dielectric constant of ZrO<sub>2</sub>, d<sub>thick</sub> is thickness of  $ZrO<sub>2</sub>$ .

#### $\triangleright$  **Flat Band Voltage (V<sub>fb</sub>)**

$$
V_{FB} = \phi_{ms} - \frac{Q_o}{C_{ox}}
$$
 (3-3)

 Eq. (3-3) represents the number of charge exists inside the dielectric, that means the  $V_{fb}$  near the zero bias, the less oxide charges existing inside the dielectric. Where  $\varphi_{\text{ms}}$  is the work function difference between gate and substrate,  $Q_0$  is the number of oxide charges in the dielectric. WWW.

#### $\triangleright$  **Hysteresis** ( $\triangle V_{\text{fb}}$ )

Hysteresis represents the quality of interface between the dielectric and substrate, smaller  $\triangle V_{\text{fb}}$  indicate better interface quality.

#### **3.2.2 Characteristics of CV and IV Curves**

Fig. 3-3 indicate the EOT verses various temperatures annealing. The dark square is pure  $ZrO_2$  stack on Si. The red square is  $ZrO_2/GeO_2$  stacks on Si. As annealing temperature increasing, the EOT is shrinking; represent the higher k values of  $ZrO<sub>2</sub>$  along with temperature increasing. At 500~600 $^{\circ}$ C we can find the good annealing temperature. But at higher temperature annealing  $(> 600^{\circ}C)$ , the EOT uplift due to the low k interfacial layer have been formed.

Fig. 3-4 is shown the  $V_{fb}$  verse various temperature annealing. For pure  $ZrO<sub>2</sub>$ stack, the  $V_{fb}$  reduced along with annealing temperature increased, the PDA treatment can effective remove the oxide charges in the high-k films. For  $ZrO_2/GeO_2$  stacks, the

 $V_{fb}$  generally reduced with temperature increased, expect the 400 $^{\circ}$ C condition, the V<sub>fb</sub> shift to the negative is due to the  $Ge^{2+}$  typed defects creation [24]. Fig. 3-5 shows the impacts with band edge photo-absorption of  $GeO<sub>2</sub>$  films of thermal treatments on  $GeO<sub>2</sub>$  film properties evaluated by the spectroscopic ellipsometry. From the literature, it indicates the tailing states formation at the  $GeO<sub>2</sub>$  band edge after annealing. Because of Ge decomposition or GeO desorption enhanced the oxygen-deficiency in  $GeO<sub>2</sub>$ films to induce the defects like neutral oxygen vacancy or  $Ge^{2+}$ , cause the  $V_{fb}$  shift to the negative bias [24,25].

Fig. 3-6 shows the delta  $V_{fb}$  verse the various annealing temperature. No matter the pure  $ZrO_2$  or  $ZrO_2/GeO_2$  stacks, the hysteresis can effectively be reduced via PDA, showing the appropriate annealing can improve the interface quality.

Fig. 3-7 (a) and (b) show the leakage current density at the electric filed is  $4\times10^6$ (V/cm). We separate tow parts to discuss, the positive and negative bias. For the positive bias, the electron-hole pairs are generated by thermal excitation in deep depletion region to as leakage source. The current is limited by generation rate of minority carriers. Also, the traps near the interface contribute to the saturation current. So the interface quality will affect the leakage current of positive bias, the current increases with the number of density of interface traps in the interface [26]. Fig. 3-7 (a) for pure  $ZrO<sub>2</sub>$ , the leakage of positive bias is reducing with annealing temperature increasing; show the density of interface traps can be improved by proper PDA. The results also correlated the characteristic of hysteresis. However, for  $ZrO<sub>2</sub>/GeO<sub>2</sub>$  stacks, the different trend was observed relative to the pure  $ZrO<sub>2</sub>$ . Which along with temperature increasing the current density also increasing are due to Ge decomposition causing interface deterioration. The Ge decomposition makes interface consumption and creates interface traps to provide a path for minority carrier generation.

 Fig. 3-7 (b) shows the leakage at negative bias. The leakage can be reduced through the modified temperature annealing. Above 600°C, the leakage is increased due to the complete poly-crystallization; the grain boundary supply a path of the leakage, on the other hand, the carrier will follow grain boundaries to form the leakage paths. The characteristics of XRD were show the crystal pattern in Fig. 3-8 (a) and (b). From the XRD, we can see as deposited the  $ZrO<sub>2</sub>$  film is amorphous, along with annealing temperature increased; the peak of XRD is more significant, which shows the more complete crystallizing after  $600^{\circ}$ C annealing. But for the  $ZrO_2/GeO_2$ stacks, after 600°C annealing, the leakage current increase dramatically, it would not only due to  $ZrO<sub>2</sub>$  crystallization but also the Ge decomposition makes the GeO diffusion into the dielectric to enhanced the leakage uplift.

#### **3.3 Leakage Mechanism Transferred After Post-SCF Treated**

1896

#### **3.3.1 Characteristics of JV Curves**

Fig. 3-9 is show the leakage current density verse voltage before and after SCF treated which the dielectric after  $600^{\circ}$ C N<sub>2</sub> 30sec. RTA annealing. The circle points represent the pure  $ZrO_2$  stack. The triangle points represent the  $ZrO_2/GeO_2$  stacks. For the pure  $ZrO<sub>2</sub>$  after 600°C annealing, the leakage is uplift. It was attributed to the crystallization of  $ZrO<sub>2</sub>$  films. When the post-SCF treatment applied, there is the not obvious difference between before and after SCF treated. We speculate that the SCF treatment could not repair the defect which creation is due to the grain boundary by high temperature annealing. According to the reference, it proposes there are defects existing in the grain boundary; some of the defects are shallow traps, which cause leakage current increasing [27]. For the  $ZrO<sub>2</sub>/GeO<sub>2</sub>$  stacks, the significant leakage

current increase by 600°C annealing, in addition to the crystallization by annealing, the main reason may be the  $GeO<sub>2</sub>$  decomposition makes the dielectric deterioration by Ge or GeO diffusion into the  $ZrO<sub>2</sub>$  films to cause Ge-related defects or neutral oxygen vacancy to enhance the leakage. As applied the SCF treatment, the leakage can be effectively reduced. Showing the SCF treated have the capacity of improving the dielectric which degradation by  $GeO<sub>2</sub>$  decomposition. We inference that the SCF can remove Ge-typed defects to reduced leakage after post-deposition annealing. The next section, by current fitting, we will clarify the leakage mechanism transformation after annealing and following SCF treating. To investigate how  $GeO<sub>2</sub>$  decomposition makes the gate leakage current increasing in Ge-related devices.

#### **3.3.2 Conduction Mechanisms**

There are many conduction mechanisms in the insulator thin films, including Schottky-Richardson emission [29], Frenkel-Poole emission [29,30], Fowler-Nordheim tunneling [29,30], and trap assisted tunneling [31,32]. Among the mechanisms, the Frnkel-Poole emission (PF) and trap-assisted tunneling (TAT) are most widely used to explain the leakage mechanisms in high-k thin films. The Frenkel-Poole emission is due to field-enhanced thermal excitation of trapped electrons in the insulator into the conduction band. Fig. 3-10 is show the Schematic diagram of Frenkel-Poole emission. The leakage current equation as following is

$$
J_{PF} = CE \exp\left[\frac{-q\left(\phi_i - \sqrt{qE/\pi\varepsilon}\right)}{k_B T}\right]
$$
(3-4)

Where C is the constant, E is the applied electric field, q is the electronic charge,  $\varphi_t$  is the trap barrier high, ε is the dielectric constant, *T* is the absolute temperature, and  $k_B$  is the Boltzmann constant. Arrange the eq. 3-4, the intercept and slope can be determined from  $\ln(\frac{J}{I})$ *E* versus  $E^{1/2}$  plots. The intercept and slope are show

$$
Intercept = \frac{-q\phi_t}{k_B T}
$$
 (3-5)

$$
Slope = \frac{\sqrt{q}}{k_B T} \tag{3-6}
$$

The trap barrier high  $(\varphi_t)$  is the depth of the trap potential well, can be extracted from intercept which determined from the  $\ln(\frac{J}{r})$ *E* versus  $E^{1/2}$  plots by Frenkel-Poole emission equation. Fig. 3-11 and Fig. 3-12 show the fitting results for the pure  $ZrO<sub>2</sub>$ and ZrO<sub>2</sub>/GeO<sub>2</sub> stacks separately at negative bias. It's good linear fitting at the higher electric filed range. A good linear fitting explains the leakage current in higher electric filed indeed leakage by Frenkel-Poole emission.

 The other dominant leakage mechanism is the trap-assisted tunneling (TAT). It is assumed that electrons first tunnel into the  $ZrO<sub>2</sub>$  (direct-tunneling) by the traps existing into the insulator. Then, electrons tunnel through traps located below the conduction band of the high-k thin film by Fowler-Nordheim tunneling [1] and direct tunnel [1,33] through the  $GeO_x$  layer to the substrate. Fig. 3-13 is show the Schematic diagram of trap-assisted tunneling. The leakage current equation is

$$
J_{TAT} = A \exp\left(\frac{-8\pi\sqrt{2qm^*}}{3hE}\phi_t^{\frac{3}{2}}\right) \tag{3-7}
$$

Where A is the constant, q is the electronic charge,  $m^*$  is the electron effective mass

in the  $ZrO_2$  (m<sup>\*</sup> = 0.3m<sub>0</sub> [28]), m0 is the free electron mass, h is the Planck constant, E is the applied electric filed,  $\varphi_t$  is the trap barrier high. Also the trap barrier high ( $\varphi_t$ ) is the depth of the trap potential well, can be extracted from slope which determined from the  $\ln J$  versus  $\frac{1}{E}$  plots by trap-assisted tunneling equation. The slop is showing as

$$
Slope = \frac{-8\pi\sqrt{2qm^*}}{3h} \phi_t^{\frac{3}{2}}
$$
 (3-8)

Fig. 3-14 and Fig. 3-15 show the good linear fit for the pure  $ZrO_2$  and  $ZrO_2/GeO_2$ stacks separately at the lower electric filed. A good linear fitting explains the leakage current in lower electric filed indeed leakage by trap-assisted tunneling emission.

 The fitting results and extraction parameters will on the Table 3-1, 3-2, 3-3 and 3-4. For the pure ZrO<sub>2</sub> stack, is shown in the Table 3-1 and 3-2, after 600°C N<sub>2</sub> 30sec. annealing, we can find that the leakage is increasing. By current mechanism fitting, we observe the shallow traps creation via poly-crystallization at high temperature annealing. The result is consistent with the literature [27]. When applied the SCF treatment after annealing, the trap barrier high did not change, so the leakage couldn't be suppressed by SCF treating. The shallow traps creation enhanced the leakage current, because of more leakage paths can be form by carrier easily passing through the insulator via shallow traps no matter what P-F emission and TAT tunneling. For Poole-Frenkel emission, as trap barrier get higher, fewer electrons can get enough thermionic energy to overcome the barrier to the substrate. Schematic diagram is shown in Fig. 3-16. For trap-assisted tunneling, as trap barrier get shallower, more electrons at traps in the  $ZrO<sub>2</sub>$  can easily tunnel by Fowler-Nordheim tunneling to the conduction band at low electric filed. As trap barrier get deeper, lager electric filed is

need to apply, let barrier changing to triangle barrier to tunnel. Schematic diagram is shown in Fig. 3-17.

For the  $ZrO_2/GeO_2$  stacks, is shown in the Table 3-3 and 3-4, after 600°C N<sub>2</sub> 30sec. annealing, the leakage current significantly increasing, the results also show in Fig. 3-9. From current mechanism fitting, we similarly observe that the shallow traps creation by high temperature annealing. As mention above, the leakage uplift obviously would be due to the poly-crystallization and  $GeO<sub>2</sub>$  decomposition. However, after SCF treatment, we see that the leakage can be effectively reduced and traps barrier are changing to higher. So we realize that the  $GeO<sub>2</sub>$  decomposition causing the Ge or GeO diffusion into the  $ZrO<sub>2</sub>$  thin films to create the Ge-related defects. These defects are shallow traps; enhance the leakage by P-F emission and TAT. From fitting results in Table 3-3 and 3-4, the trap barrier high were recover from shallower barrier to the deeper barrier, and the gate leakage current also can be reduced. We deduce that the SCF treatment could remove the shallow traps by GeO<sub>2</sub> decomposition but not obviously reduce the shallow traps which create by poly-crystallization.

#### *<u>THILLE</u>*

#### **3.4 Various SCF-liked Treatments on ZrO<sub>2</sub> Thin Films**

The Fig. 3-18 is shown the capacitance verse gate voltage curve at various treatments. From the CV curve, we find that after the treatments, the flat band voltage shift to the zero bias, indicate that the oxide charges inside the gate insulator were removed after SCF-liked treatments. However, for various treatments, there are not obvious differences between the treatments. We arrange the flat band voltage verse various treatments at Fig. 3-19, its clear show that the results are consistent with CV curve. The Fig. 3-20 is showed the effective oxide thickness (EOT) verse various treatments. It shows that the EOT reduced slightly after treatments, and we use

NK1200 to measure physical thickness and extract the dielectric constant, the results show in Table 3-5. The  $ZrO<sub>2</sub>$  after SCF-liked treatments the k values are uplift slightly, we speculate that it could be due to the temperature effect, because the SCF-liked treatments all operating at 150°C. Fig. 3-21 is shown the hysteresis verses various treatments and Fig. 3-22 is shown the current density verse voltage under various SCF-liked treatments. There are not obviously difference between the various treatments and control sample. According to the results, we consider whether the vapor annealing at 150 $\degree$ C, or only SCCO<sub>2</sub> without the co-solvent at 150 $\degree$ C, or the  $SCCO<sub>2</sub>$  with co-solvent at 150°C,  $ZrO<sub>2</sub>$  thin films is not sensitivity with SCF treatments, the temperature may be more critical for high-k films.

#### **3.5 Summary**



In this study, the modified post-deposition annealing is necessary to form the good gate dielectric insulator by low temperature deposition (E-gun evaporator was used in my thesis). The EOT, flat band voltage and hysteresis were reduced by PDA, showing the annealing can improve the quality of gate dielectric and remove the defects which thin films as-deposited at low temperature. At 600°C annealing, the leakage uplift is due to the  $ZrO<sub>2</sub>$  poly-crystallization, the results are show in XRD. Then we deliberately form 1nm  $GeO<sub>2</sub>$  thin films between the  $ZrO<sub>2</sub>$  and Si to enlarge the  $GeO<sub>2</sub>$  formation as insulator depositing on germanium substrate. The significantly degradation of MOS properties are observed after 600°C annealing, comparing the pure  $ZrO<sub>2</sub>$  stack, we realized that the  $GeO<sub>2</sub>$  decomposition makes Ge diffusion or  $GeO$ desorption to produce the shallow traps which enhance the leakage as annealing temperature increased. A low temperature treatment (at 150°C) was applied after PDA is successfully employing to improve the Ge-related devices. The supercritical fluids technology have capacity of carrying the oxidant  $(H<sub>2</sub>O)$  and surfactants (propyl alcohol) into the E-gun-deposited  $ZrO<sub>2</sub>$  thin films to remove the shallow traps and passivate surface states which are Ge-related defects by thermal decomposition at low temperature. For various SCF-liked treatments there are not obviously difference between the various treatments and control sample. So we simple to the conclusion,  $ZrO<sub>2</sub>$  thin films is not sensitivity with SCF treatments, the temperature may be more critical for high-k films which deposited at low temperature.



#### **Experiment Flow**

- **1. RCA clean with p‐type silicon**
- **2.** 1nm **GeO<sub>2</sub>** was deposited on Si by E-gun **evaporator at 250** ℃
- **3.** 10nm  $ZrO<sub>2</sub>$  was deposited on Si by E-gun **evaporator at 250** ℃
- **4. The MOS stack structure**
	- $\Box$  ZrO<sub>2</sub>/Si
	- $\Box$  ZrO<sub>2</sub>/GeO<sub>2</sub>/Si
- **5. Various PDA treatment**
	- **400** ℃ **30min by vacuum furnace**
	- **500** ℃ **30min by vacuum furnace**
		- **600** ℃ **30 sec. N2 by RTA**
- **6. 2500psi 1hr SCF treatment after PDA**
- **7. 500nm top and back contact deposited by thermal coater**

#### **Analysis of Electrical characteristics:**

- **1. Capacitor‐voltage (C‐V) characteristics.**
- **2. Current density‐electric field (J‐E) characteristics.**
- **3. Leakage current mechanism fitting at negative bias.**



1896

**Fig. 3-1** The experiment flows of  $ZrO<sub>2</sub>/GeO<sub>2</sub>$  capacitor.

#### **Experiment Flow**

- **1. RCA clean with p‐type silicon**
- **2. 10nm ZrO2 was deposited on Si by E‐gun evaporator at 250** ℃
- **3. Various SCF‐liked treatment**
	- **150** ℃ **1hr vapor annealing**
		- **2500 psi 150** ℃ **1hr pure SCCO2 treatment**
		- **2500 psi 150** ℃ **1hr pure SCCO<sub>2</sub>+colvent**
- **4. 500nm top and back contact deposited by thermal coater**

#### **Analysis of Electrical characteristics:**

- **1. Capacitor‐voltage (C‐V) characteristics.**
- **2. Current density‐voltage (J‐V) characteristics.**



**Fig. 3-2** The experiment flows with various SCF-liked treatments.





Fig. 3-4  $V_{fb}$  verse various temperature annealing.



Fig. 3-5 Impacts with band edge photo-absorption of GeO<sub>2</sub> films of thermal treatments on  $GeO<sub>2</sub>$  film properties evaluated by the



Fig. 3-6 Delta V<sub>fb</sub> verse the various annealing temperature.



Fig. 3-7 (a) and (b) The leakage current density at the electric filed is  $4\times10^6$  (V/cm)



**Fig. 3-8** (a) and (b) The characteristics of XRD on pure  $ZrO<sub>2</sub>$  and ZrO<sub>2</sub>/GeO<sub>2</sub> stacks.



**Fig. 3-9** The leakage current density verse voltage before and after SCF

treated.



**Fig. 3-10** is show the Schematic diagram of Frenkel-Poole emission.



**Fig. 3-12** Show the P-F fitting results to the  $ZrO<sub>2</sub>/GeO<sub>2</sub>$  stacks at negative

bias.



**Fig. 3-13** is show the Schematic diagram of trap-assisted tunneling.



**Fig. 3-14** Show the TAT fitting results to the pure  $ZrO<sub>2</sub>$  stack at negative

bias.







**Table 3-1** Pure ZrO<sub>2</sub> parameters extraction by P-F emission fitting.



## W

Table 3-2 Pure ZrO<sub>2</sub> parameters extraction by TAT fitting.

#### **Poole-Frenkel**



Table 3-3 ZrO<sub>2</sub>/GeO<sub>2</sub> parameters extraction by P-F emission fitting.



**Table 3-4** ZrO<sub>2</sub>/GeO<sub>2</sub> parameters extraction by TAT emission fitting.



**Fig. 3-17** TAT Schematic diagrams.



**Fig. 3-18** Capacitance verse gate voltage curve at various SCF-liked treatments.



**Fig. 3-19** Flat band voltage verses various treatments.



	non			2500psi vapor STD_SCF
<b>Initial k</b>	10.5			
After k		11.88	11.57	11.45

**Table 3-5** The dielectric constants under various SCF-liked treatments.



**Fig. 3-22** Current density verses voltage under various treatments.

### **Chapter 4**

#### **Conclusions and Suggestions for Future Work**

#### **4.1 Conclusions**

In this study, we originally and successfully employ the supercritical  $CO<sub>2</sub>$  fluids technology to apply the Ge-typed MOS devices. A low-temperature  $SCCO<sub>2</sub>$  process at  $150^{\circ}$ C has been proposed to treat the LPCVD-SiO<sub>2</sub>/epi-Ge interface and restore Ge-MOS device degradation after a high-temperature PDA process. A smooth  $GeO<sub>2</sub>$ interface layer is formed and the frequency dispersion of inversion capacitance is alleviated after PDA process. Furthermore, electrical degradation of Ge-MOS device after 450°C PDA process leads to the reduction of accumulation capacitance and the increase of gate leakage current. The SCF treatment also can passivate the Ge-related defect states generated by PDA process. Electrical characteristics of Ge-MOS device are effectively recovered to an extent similar to the one before PDA process.

The modified post-deposition annealing is necessary to form the good high-k films by low temperature deposition (E-gun evaporator was used in my thesis). At 600 $\degree$ C annealing, the leakage uplift is due to the ZrO<sub>2</sub> poly-crystallization, and for the  $GeO<sub>2</sub>$  stack in the MOS devices the leakage will be enhanced obviously. The low temperature (at 150°C) supercritical fluid can effectively improve the MOS devices to remove the shallow traps by thermal decomposition of  $GeO<sub>2</sub>$  via high temperature annealing.

The supercritical fluid is the low temperature and attractive technology to apply on Ge-typed MOS devices process. It's useful to resolve the  $GeO<sub>2</sub>$  thermal issues to fabricate the high quality Ge-typed MOS devices at low-temperature.

#### **4.2 Suggestions for Future work**

To complete the high quality Ge-MOSFET, metal gate is another issue on the germanium devices. The work function tuning is a key to determined threshold voltage, however, for Ge-MOSFET, Fermi level pinning is the problem on metal gate/ high-k/Ge MOS stack devices, which is waiting to be solved.

 The feasibility of SCF nitridation is interesting topic on fabricated Ge-MOSFET processing; because of this is the low temperature process relative to the plasma ntridation or high temperature furnace annealing. Alter the co-solvent from  $H_2O$  to the NH3 to see the probability of SCF nirtidation.



#### **Reference**

- [1] S. M. Sze, and Kwok K. Ng, *Physics of Semiconductor Devices 3rd*.
- [2] E. J. Nowak, *IBM J. Res. & Dev. Vol. 46 No. 2/3,* 2002.
- [3] K. Rim, S. Koester, M. Hargrove, J. Chu, P. M. Mooney, J. Ott,T. Kanarsky, P.Ronsheim, M. Ieong, A. Grill, and H.-S. P. Wong, *Symposium on VLSl Technology Digest of Technical Papers*, *pp.59-60*, 2001.
- [4] M. L. Lee, Eugene A. Fitzgerald, Mayank T. Bulsara, Matthew T. Currie, and Anthony Lochtefeld, *J. Appl. Phys. Vol. 97, 011101*, 2005
- [5] Scott E. Thompson, Robert S. Chau, Tahir Ghani, Kaizad Mistry, Sunit Tyagi, and Mark T. Bohr, *IEEE T. Semiconduct. M. Vol. 18, No. 1, pp. 26*, 2005
- [6] X. Huang, W.-C. Lee, C. Kuo, D. Hisamoto, L. Chang, J. Kedzierski, E. Anderson, H. Takeuchi, Y.-K. Choi, K. Asano, V. Subramanian, T.-J. King, J. Bokor, and C. Hu, "Sub 50-nm FinFET: PMOS," *IEEE T. Electron Dev. Vol. 48,*  THEFT. *No. 5, pp. 880,* 2001
- [7] S. Takagia, T. Maeda, N. Taoka, M. Nishizawa, Y. Morita, K. Ikeda, Y. Yamashita, M. Nishikawa, H. Kumagai, R. Nakane, S. Sugahara and N. Sugiyama, *Microelectron. Eng. Vol. 84, pp.2314*, 2007.
- [8] Hiroshi Matsubara, Takashi Sasada, Mitsuru Takenaka, and Shinichi Takagi, *Appl. Phys. Lett. Vol. 93, 032104,* 2008.
- [9] K. Prabhakaran, F. Maeda, Y. Watanabe, and T. Ogino, *Appl. Phys. Lett. Vol. 76, 2244*, 2000.
- [10]J. Oh and J. C. Campbell, J. Electron. *Mater. Vol. 33, pp.364,* 2004.
- [11]S. Van Elshocht, B. Brijs, M. Caymax, T. Conard, T. Chiarella, S. De Gendt, B. De Jaeger, S. Kubicek, M. Meuris, B. Onsia, O. Richard, I. Teerlinck, J. Van

Steenbergen, C. Zhao, and M. Heyns, *Appl. Phys. Lett. Vol. 85, 3824,* 2004.

- [12]N. Lu, W. Bai, A. Ramirez, C. Mouli, A. Ritenour, M. L. Lee, and D. Antoniadis, *Appl. Phys. Lett. Vol. 87, 051922,* 2005.
- [13]Q. Zhang, N. Wu, D. M. Y. Lai, Y. Nikolai, L. K. Bera and C. Zhu, J. *Electrochem. Soc. Vol. 153, G207,* 2006.
- [14]Y. Kamata, *Mater. Today, Vol. 11, pp.30,* 2008.
- [15]K. Zosel, and Angew. *Chem. Int. Ed. Engl, Vol. 17, pp.702,* 1978.
- [16]P. M. F. Paul, and W. S. Wise, *Mills&Boon, Ltd*, 1971.
- [17]C. W. Wang, R. T. Chang, W. K. Lin, R. D. Lin, M. T. Liang, J. F. Yang, and J. B. Wang, *J. Electrochem. Soc. Vol. 146, pp.3485,* 1999.
- [18]P. T. Liu, [C. T](http://wos.isiknowledge.com/CIW.cgi?SID=F1LgDbbmDBC1E3Bojk2&Func=OneClickSearch&field=AU&val=Tsai+CT&curr_doc=5/10&Form=FullRecordPage&doc=5/10). Tsai, [T. C](http://wos.isiknowledge.com/CIW.cgi?SID=F1LgDbbmDBC1E3Bojk2&Func=OneClickSearch&field=AU&val=Chang+TC&curr_doc=5/10&Form=FullRecordPage&doc=5/10). Chang, [K. T.](http://wos.isiknowledge.com/CIW.cgi?SID=F1LgDbbmDBC1E3Bojk2&Func=OneClickSearch&field=AU&val=Kin+KT&curr_doc=5/10&Form=FullRecordPage&doc=5/10) Kim, [P. L](http://wos.isiknowledge.com/CIW.cgi?SID=F1LgDbbmDBC1E3Bojk2&Func=OneClickSearch&field=AU&val=Chang+PL&curr_doc=5/10&Form=FullRecordPage&doc=5/10). Chang, [C. M.](http://wos.isiknowledge.com/CIW.cgi?SID=F1LgDbbmDBC1E3Bojk2&Func=OneClickSearch&field=AU&val=Chen+CM&curr_doc=5/10&Form=FullRecordPage&doc=5/10) Chen, and [H. F](http://wos.isiknowledge.com/CIW.cgi?SID=F1LgDbbmDBC1E3Bojk2&Func=OneClickSearch&field=AU&val=Cheng+HF&curr_doc=5/10&Form=FullRecordPage&doc=5/10). Cheng, Electrochem. *Solid- state Lett. Vol. 9, G124,* 2006.
- [19]P. T. [Liu,](http://apps.isiknowledge.com/WoS/CIW.cgi?SID=4FAFoGiMhGj91aNPPME&Func=OneClickSearch&field=AU&val=Liu+PT&ut=000243917700006&auloc=1&fullauth=%20(Liu,%20Po-Tsun)&curr_doc=1/4&Form=FullRecordPage&doc=1/4) C. T. [Tsai](http://apps.isiknowledge.com/WoS/CIW.cgi?SID=4FAFoGiMhGj91aNPPME&Func=OneClickSearch&field=AU&val=Tsai+CT&ut=000243917700006&auloc=2&fullauth=%20(Tsai,%20Chih-Tsung)&curr_doc=1/4&Form=FullRecordPage&doc=1/4), T. C. [Chang](http://apps.isiknowledge.com/WoS/CIW.cgi?SID=4FAFoGiMhGj91aNPPME&Func=OneClickSearch&field=AU&val=Chang+TC&ut=000243917700006&auloc=3&fullauth=%20(Chang,%20Ting-%20Chang)&curr_doc=1/4&Form=FullRecordPage&doc=1/4), K. T. [Kin](http://apps.isiknowledge.com/WoS/CIW.cgi?SID=4FAFoGiMhGj91aNPPME&Func=OneClickSearch&field=AU&val=Kin+KT&ut=000243917700006&auloc=4&fullauth=%20(Kin,%20Kon-Tsu)&curr_doc=1/4&Form=FullRecordPage&doc=1/4), P. L. [Chang,](http://apps.isiknowledge.com/WoS/CIW.cgi?SID=4FAFoGiMhGj91aNPPME&Func=OneClickSearch&field=AU&val=Chang+PL&ut=000243917700006&auloc=5&fullauth=%20(Chang,%20Pei-Lin)&curr_doc=1/4&Form=FullRecordPage&doc=1/4) C. M. [Chen,](http://apps.isiknowledge.com/WoS/CIW.cgi?SID=4FAFoGiMhGj91aNPPME&Func=OneClickSearch&field=AU&val=Chen+CM&ut=000243917700006&auloc=6&fullauth=%20(Chen,%20Chioumei)&curr_doc=1/4&Form=FullRecordPage&doc=1/4) Y. C. [Chen](http://apps.isiknowledge.com/WoS/CIW.cgi?SID=4FAFoGiMhGj91aNPPME&Func=OneClickSearch&field=AU&val=Chen+YC&ut=000243917700006&auloc=7&fullauth=%20(Chen,%20Yi-Ching)&curr_doc=1/4&Form=FullRecordPage&doc=1/4), *IEEE Trans. on Nanotech. Vol. 6, pp.29,* 2007.
- [20]P. T. Liu, C. T. Tsai, and P. Y. Yang, *Appl. Phys. Lett. Vol. 90, 223101,* 2007.
- [21][Y. Kamata](http://jjap.ipap.jp/cgi-bin/findarticle?journal=JJAP&author=Y%2EKamata), [Y. Kamimuta](http://jjap.ipap.jp/cgi-bin/findarticle?journal=JJAP&author=Y%2EKamimuta), [T. Ino](http://jjap.ipap.jp/cgi-bin/findarticle?journal=JJAP&author=T%2EIno) and [A. Nishiyama,](http://jjap.ipap.jp/cgi-bin/findarticle?journal=JJAP&author=A%2ENishiyama) *Jpn. J. Appl. Phys. Vol. 44, No. 4B, pp. 2323,* 2005
- [22]D. Tsoutsou, G. Apostolopoulos , S. Galata , P. Tsipas , A. Sotiropoulos , G. Mavrou , A. Dimoulas and Y. Panayiotatos , *Microelectron. Eng. Vol. 86, pp. 1626,* 2009
- [23]P. Batude, X. Garros, L. Clavelier, C. Le Royer, J. M. Hartmann, V. Loup, P. Besson, L.Vandroux, S. Deleonibus and F. Boulanger, *Microelectron. Eng. Vol. 84, pp. 2320,* 2007.
- [24]K. Kita, S. K. Wang, M. Yoshida, C. H. Lee, K. Nagashio, T. Nishimura, and A. Toriumi, *IEDM, pp. 693,* 2009
- [25]H. Hosono et al., *Phys. Rev. B 46, 11445,* 1992
- [26]T. M. Wang, C. H. Chang, S. J. Chang, and J. G. Hwu, *Journal of Vacuum Science and Technology A Vol. 24, No.6, PP.2049,* 2006
- [27]H. Wong, N. Zhan, K. L. Ng, M. C. Poon and C. W. Kok, *Thin Solid Films Vol. 462–463, pp.96*, 2004
- [28]Po-Tsun Liu, Chen-Shuo Huang, Yi-Ling Huang, Jing-Ru Lin, Szu-Lin Cheng, Yoshio Nishi, and S. M. Sze, *Appl. Phys. Lett. Vol. 96, 112902,* 2010
- [29]W. J. Zhu, Tso-Ping Ma, Takashi Tamagawa, J. Kim, and Y. Di, *IEEE Electron Devices Lett*. *Vol. 23, No. 2*, 2002.
- [30]Takeshi Yamaguchi, Hideki Satake, and Noburu Fukushima, *IEEE Trans. Electron Devices*, *Vol. 51, No. 5,* 2004.
- [31]M. Houssa, M. Tuominen, et al., *J. Appl. Phys., Vol. 87, No. 12, pp. 8615*, 2000.
- [32]Sanghun Jeon, Hyundoek Yang, Dae-Gyu Park, and Hyunsang Hwang, *Jpn. J. Appl. Phys., vol. 31, pp. 2390,* 2002.
- [33]Yee Chia Yeo, Qiang Lu, Wen Chin Lee, Tsu-Jae King, Chenming Hu, Xiewen Wang, Xin Guo, and T. P. Ma, *IEEE Electron Device Letter, Vol. 121, No. 11, pp.*  WITH *540,* 2000.