# 國立交通大學

電子工程學系 電子研究所碩士班

### 碩士論文

高壓製程靜電放電防護元件設計與其安全操作 範圍之研究 Study of Electrostatic Discharge Protection Devices and Their Safe Operating Area in High-Voltage BCD SOI Process

研究生: 黃筱晴 (Hsiao-Ching Huang) 指導教授: 柯明道教授 (Prof. Ming-Dou Ker)

中華民國一百年七月

# 高壓製程靜電放電防護元件設計與其安全操作 範圍之研究

# Study of Electrostatic Discharge Protection Devices and Their Safe Operating Area in High-Voltage BCD SOI Process



A Thesis Submitted to Department of Electronics Engineering and Institute of Electronics College of Electrical and Computer Engineering National Chiao-Tung University in Partial Fulfillment of the Requirements for the Degree of Master in Electronics Engineering July 2011 Hsin-Chu, Taiwan

中華民國一百年七月

## 高壓製程靜電放電防護元件設計與其安全操作 範圍之研究

學生:黃筱晴

指導教授:柯明道教授

#### 國立交通大學 電子工程學系電子研究所碩士班

#### **ABSTRACT (CHINESE)**

在智慧型高功率科技中,高壓電晶體已經廣泛運用於顯示器積體電路、電源 供應、電源管理,和汽車電子等應用上。然而,隨著製程複雜度的提升以及工作 環境日益惡化,高壓積體電路的各種可靠度議題逐漸受到重視,其重要性不容小 覷。在許多可靠度的規範守則當中,靜電放電防護 (ESD) 以及安全操作範圍 (SOA) 已成為不可或缺的可靠度議題。為了減少晶片總面積,希冀設計出同時 擁有穩健之靜電放電防護能力以及廣大之安全操作範圍的高壓電晶體。因此,本 論文旨在探討高壓電晶體之靜電放電防護以及安全操作範圍議題。

本篇論文提出以圓形以及橢圓形之佈局方式呈現橫向擴散金屬氧化物半導 體(LDMOS),並實現於 0.5-µm 100-V bipolar CMOS DMOS (BCD) silicon on insulator (SOI) 製程。在許多高壓應用當中,高壓電晶體本身具備抵擋靜電放電 之能力是較受歡迎的。因此本文提出於橫向擴散金屬氧化物半導體嵌入矽控整流 器(silicon controlled rectifier, SCR)以提高靜電放電防護能力。實驗數據顯示, 嵌入矽控整流器確實可有效提升靜電放電防護能力。然而,嵌入矽控整流器的相 對位置安排對靜電放電防護能力有不可忽視的影響。此外,本文也探討各種佈局 參數對於靜電放電防護能力的影響。

雖然嵌入矽控整流器的横向擴散金屬氧化物半導體擁有極佳的靜電放電防

護能力,但其電性安全操作範圍 (electrical SOA) 嚴重縮小,而且承受未箝制電 感性切換 (unclamped inductive switch, UIS) 的能力也大幅降低。此外,本文探討 未箝制電感性切換的特性,並發現若橫向擴散金屬氧化物半導體之啟動電流越大, 其承受未箝制電感性切換的能力就越好,因此,在未來的未箝制電感性切換之研 究中,可朝著研究其啟動電流方向努力



# Study of Electrostatic Discharge Protection Devices and Their Safe Operating Area in High-Voltage BCD SOI Process

Student: Hsiao-Ching Huang

Advisor: Prof. Ming-Dou Ker

Department of Electronics Engineering &Institute of Electronics College of Electrical and Computer Engineering National Chiao-Tung University



High-voltage (HV) transistors in smart power technologies have been extensively used for display driver integrated circuits (ICs), power supplies, power management and automotive electronics. The importance of reliability issue should not be underestimated in HV ICs as a result of the process complexity and stringent operating environments. Among the various reliability specifications, electrostatic discharge (ESD) protection and safe operating area (SOA) are becoming the essential issues for HV ICs. A HV transistor simultaneously exhibiting excellent ESD robustness and wide SOA is preferable to minimize the total chip area; hence, the aim of the thesis is to investigate the ESD performance and SOA of HV transistors.

In this thesis, lateral double-diffused metal oxide semiconductor (LDMOS) with circular and elliptic layout shapes are fabricated in a 0.5-µm 100-V bipolar CMOS DMOS (BCD) silicon on insulator (SOI) process. The self-protected HV transistor

against ESD stress is popular in HV applications. The insertion of silicon controlled rectifier (SCR) to LDMOS is proposed to improve the ESD robustness. Experimental results show that it can effectively improve the ESD robustness. However, the arrangement of placing embedded SCR significantly affects the ability to withstand the ESD stress. In addition, the influence of various layout parameters on ESD robustness is studied in the thesis.

Though LDMOS with embedded SCR exhibits excellent ESD robustness, it suffers from a severe degradation of electrical SOA and a poor ability to withstand the unclamped inductive switch (UIS) stress. Besides, the characteristic of UIS is studied and it is discovered that a LDMOS has better ability to withstand the UIS stress when it has a higher trigger current. Engineering the trigger current of LDMOS accordingly can be a direction of future UIS studies.



### ACKNOWLEDGEMENTS

### 致謝

在這兩年的碩士生涯當中,首先要感謝的是我的指導教授 柯明道老師。謝 謝您一路上的諄諄教誨以及辛勤督導,老師不僅教導我許多專業知識還有做事的 態度,讓我在這兩年中得到許多的成長,此外還要謝謝您不辭辛苦地四處奔波爭 取研究資源,讓我們的研究更加順遂,老師,謝謝您!

我要特別感謝某業界公司給予我們研究群下線機會,讓我們可以落實元件設 計並得到很好的驗證。此外還要感謝「世界先進股份有限公司」的元件工程處協 助本論文之靜電放電能力測試作業,感謝「闊康科技股份有限公司」協助本論文 之元件失效分析作業,感謝您們各方面的協助。

接下來要感謝的是陳穩義學長,謝謝學長耐心地教導我許多知識,並在很短 的時間內帶我進入高壓殿堂,在學長身上我看到對研究的堅持以及負責任的肩膀, 即使現在的我還不及學長的千分之一,但我仍然會努力向學長看齊。在此,請接 受我深深的一鞠躬,學長,謝謝您!

我還要感謝許多學長姐:分享學術論文的正哥、聰明絕頂的群祐學長、高壓 一哥暢資學長、量測達人介堯學長、超級健談的瞱仁學長、包山包海的柏硯學長、 幽默風趣的立煒學長、實驗室開心果帥氣小州哥、認真負責的致廷學長、好學的 惠雯學姐、活潑開朗的倍如學姐、漂亮媽咪怡歆學姐、高壓研究很強大的哲綸學 長、熱情開朗的佑達學長、大酒窩愛唱老歌的思翰學長、豪邁的堂龍學長以及 307 所有學長姐,感謝大家一路上的照顧,謝謝您們!

還有一路陪伴我的同學們:優秀的宛彥,謝謝妳一年半的陪伴與鼓勵。做事 很有效率的易儒,謝謝你幫忙我解決研究上的問題並在危急時刻伸出援手,謝謝 你!聰明認真的豔婷、簡仲、Adley,謝謝你(妳)們兩年的陪伴以及聆聽。可愛的 學弟妹們:小中分林小孟、皮膚超級白皙的雅君、翔宇以及瑀晴,交大生活有了 你(妳)們變得有趣許多,在此祝福你(妳)們研究順遂。

最後,在此我要特別感謝我的父母親 黃聰榮先生與 石明月女士。您們對我 在生活上以及經濟上的支持,是讓我無後故之憂唸完碩士班的最大支柱。對父母 該感謝的太多,不是三言兩語可用字寫盡,在這裡誠心地對我偉大的父母親致上 最崇高的感謝。謝謝親愛的姐姐、哥哥、姐夫與可愛的姪女們給予我滿滿的愛。 還有我的男朋友 王景弘先生,感謝你這一路的付出與陪伴。

其他該感謝的人還有很多,對一路上曾經幫助過我的各位,在此一併獻上感 激之情。

v

黃 筱 晴謹誌於竹塹交大民國一百年七月

### CONTENTS

| ABSTRACT (CHINESE)   | i    |
|--|------|
| ABSTRACT (ENGLISH)   | iii  |
| ACKNOWLEDGEMENTS   | v    |
| CONTENTS   | vi   |
| TABLE CAPTIONS   | viii |
| FIGURE CAPTIONS  | ix   |
| Chapter 1  | 1    |
| Introduction   | 1    |
| 1.1 Motivation   | 1    |
| 1.2 Investigation on the Impact of Junction Curvature Effect on HV ICs | 2    |
| 1.3 Thesis Organization  | 8    |
| Chapter 2  | 9    |
| Proposed Device Structure Designs of LDMOS                             | 9    |
| 2.1 The Standard Device Structure of LDMOS                             | 9    |
| 2.2 The Device Structure of LDMOS with embedded SCR                    | 14   |
| 2.3 I <sub>DS</sub> -V <sub>DS</sub> Characteristics                   | 16   |
| 2.4 Avalanche Breakdown Voltage  | 22   |
| Chapter 3  | 25   |
| Introduction to Electrostatic Discharge and Experimental Results       | 25   |
| 3.1 Introduction to Electrostatic Discharge (ESD)                      | 25   |
| 3.1.1 Human Body Model (HBM)   | 25   |
| 3.1.2 Machine Model (MM)   | 27   |
| 3.1.3 Charged Device Model (CDM)                                       |      |
| 3.1.4 Transmission Line Pulse (TLP) System                             | 30   |
| 3.2 ESD Test Methods   | 32   |
| 3.2.1 ESD Test on I/O Pins   | 32   |
| 3.2.2 Pin to Pin ESD Test  | 34   |
| 3.2.3 VDD-to-VSS ESD Test  | 35   |
| 3.2.3 CDM ESD Test   | 36   |
| 3.3 Experimental results   | 37   |
| 3.3.1 ESD Robustness   | 37   |
| 3.3.2 Failure Analysis   | 42   |
| 3.3.3 The influence of layout parameters on ESD robustness             | 47   |
|  |      |

| Chapter 4   | 56 |
|---|----|
| Investigation on Safe Operating Area (SOA) and Experimental Results | 56 |
| 4.1 Introduction to SOA   | 56 |
| 4.1.1 Classification of SOA   | 56 |
| 4.1.2 Characteristic of Unclamped Inductive Switch (UIS)            | 62 |
| 4.2 Experimental Results of SOA                                     | 73 |
| 4.2.1 electrical SOA  | 73 |
| 4.2.2 Unclamped Inductive Switch                                    | 74 |
| Chapter 5   | 76 |
| Discussion  | 76 |
| 5.1 The Trade-off Between ESD and SOA                               | 76 |
| 5.2 Methods to Improve SOA  | 77 |
| 5.2.1 Circuit Solution to improve UIS [1]                           | 77 |
| 5.2.2 Process Solution to improve eSOA [2] [3]                      | 80 |
| 5.2.3 Layout Solution to improve eSOA [3] [4]                       | 81 |
| Chapter 6   | 83 |
| Conclusions and Future Work   | 83 |
| 6.1 Conclusions   | 83 |
| 6.2 Future Work   | 86 |
| REFERENCES  | 87 |
| VITA.   | 90 |
|   |    |

## **TABLE CAPTIONS**

| Table 2.1 | The layout parameters of typical DMOS                                   |    |
|-----------|---|----|
| Table 2.2 | The avalanche breakdown voltage of typical DMOS                         | 24 |
| Table 3.1 | The commercial specification for the HBM, MM and CDM level              | 30 |
| Table 3.2 | The TLP-measured results of typical HV DMOS                             | 40 |
| Table 3.3 | The ESD performance of typical HV DMOS includes $I_{t2}$ , HBM, and     |    |
|           | MM  | 41 |
| Table 3.4 | The ESD ranking of typical HV DMOS                                      | 41 |
| Table 3.5 | The ineffectual layout parameters for ESD robustness                    | 54 |
| Table 4.1 | The UIS tests with different sample                                     | 73 |
| Table 4.2 | The comparison between $I_{t1}$ and max. allowable UIS $I_{switch,max}$ | 75 |
| Table 5.1 | The performance of ESD, eSOA, and UIS for n-type typical DMOS           | 76 |



## **FIGURE CAPTIONS**

| Fig. 1-1  | The formation of curved P <sup>+</sup> /N-well junction [12]                            | 2  |
|-----------|---|----|
| Fig. 1-2  | The 3-D diagram of curved P <sup>+</sup> /N-well junction [13]                          | 3  |
| Fig. 1-3  | The avalanche breakdown voltage versus background doping                                |    |
|           | concentration for different r <sub>j</sub> of the cylindrical-abrupt junction [14]      | 7  |
| Fig. 1-4  | The avalanche breakdown voltage versus background doping                                |    |
|           | concentration for different r <sub>j</sub> of the spherical-abrupt junction [14]        | 7  |
| Fig. 2-1  | The cross-sectional view of (a) nLDMOS, (b) circular_nLDMOS,                            |    |
|           | and (c) pLDMOS  | 11 |
| Fig. 2-2  | Top view of diffused junction through three types of mask                               | 11 |
| Fig. 2-3  | Top view of (a) nLDMOS (b) pLDMOS in elliptic shape and (c)                             |    |
|           | circular_nLDMOS in circular shape   | 12 |
| Fig. 2-4  | The P/N junction of (a) nLDMOS and (b) pLDMOS below gate                                |    |
|           | oxide under the condition of reversed bias: (a) $V_{DS} > 0$ V and $V_{GS} =$           |    |
|           | 0 V. (b) $V_{SD} > 0$ V and $V_{SG} = 0$ V  | 13 |
| Fig. 2-5  | Circuit of high-voltage MOS with protective low-voltage MOS.                            | 14 |
| Fig. 2-6  | The cross-sectional view of (a) SCR-nLDMOS_A (b)  |    |
|           | SCR-nLDMOS_B (c) SCR-pLDMOS_A (d) SCR-pLDMOS_B  | 15 |
| Fig. 2-7  | The DC $I_{DS}$ - $V_{DS}$ characteristics of nLDMOS with $V_{GS} = 0 \sim 5 \text{ V}$ | 17 |
| Fig. 2-8  | The $I_{DS}$ - $V_{DS}$ characteristics of a SOI LDMOS transistor. Solid line:          |    |
|           | simulated curve without self-heating effect. Dotted line: calculated                    |    |
|           | curve which take self-heating effect into account. Experimental                         |    |
|           | data which are measured under the 2- $\mu$ s, 100- $\mu$ s power pulses, and            |    |
|           | DC conditions [19]  | 17 |
| Fig. 2-9  | The DC $I_{DS}$ - $V_{DS}$ characteristics of N-type typical DMOS                       | 19 |
| Fig. 2-10 | The DC $I_{DS}$ - $V_{DS}$ characteristics of P-type typical DMOS                       | 21 |
| Fig. 2-11 | The DC $I_{DS}\text{-}V_{DS}$ curves of nLDMOS and circular_nLDMOS (V $_{GS}$           |    |
|           | $= 0 \mathrm{V}$  | 22 |
| Fig. 2-12 | The DC $I_{DS}$ - $V_{DS}$ curves ( $V_{GS} = 0$ V) of nLDMOS,                          |    |
|           | SCR-nLDMOS_A, and SCR-nLDMOS_B  | 23 |
| Fig. 2-13 | The DC $I_{SD}$ - $V_{SD}$ curves ( $V_{SG} = 0$ V) of pLDMOS,                          |    |
|           | SCR-pLDMOS_A, and SCR-pLDMOS_B  | 23 |
| Fig. 3-1  | The equivalent circuit of the human body model ESD event [21]                           | 26 |
| Fig. 3-2  | Definition of the HBM pulse decay time $(t_d)$ [21]                                     | 26 |
| Fig. 3-3  | The equivalent circuit of the machine model ESD event [22]                              | 27 |
| Fig. 3-4  | The current waveform of a 400-V MM ESD stress through a short                           |    |

|           | wire [22]  | 27 |
|-----------|--|----|
| Fig. 3-5  | The equivalent circuit of the charged device model ESD event [23]  | 29 |
| Fig. 3-6  | The waveforms of a 2-kV HBM ESD stress, 200-V MM ESD               |    |
|           | stress, and a 1-kV CDM ESD stress                                  | 29 |
| Fig. 3-7  | The equivalent circuit of the TLP system                           | 30 |
| Fig. 3-8  | The I-V curve measured by 100-ns TLP system                        | 31 |
| Fig. 3-9  | The ESD protection design window of HV ESD protection devices      |    |
|           | [25]   | 32 |
| Fig. 3-10 | (a) PS-mode, (b) NS-mode, (c) PD-mode, and (d) ND-mode, ESD        |    |
|           | test on I/O pins   | 33 |
| Fig. 3-11 | The internal ESD damage due to the pin to pin ESD stress           | 34 |
| Fig. 3-12 | The pin-to-pin ESD test of (a) positive mode and (b) negative-mode | 34 |
| Fig. 3-13 | The internal ESD damage due to the VDD-to-VSS ESD stress           | 35 |
| Fig. 3-14 | The VDD-to-VSS ESD tests of (a) positive mode and (b)              |    |
|           | negative-mode  | 35 |
| Fig. 3-15 | The CDM ESD tests of (a) positive mode and (b) negative-mode       | 36 |
| Fig. 3-16 | TLP-measured results of (in circular symbol) nLDMOS and (in        |    |
|           | square symbol) circular_nLDMOS                                     | 38 |
| Fig. 3-17 | TLP-measured results of (in square symbol) nLDMOS, (in diamond     |    |
|           | symbol) SCR-nLDMOS_A, and (in triangular symbol)                   |    |
|           | SCR-nLDMOS_B   | 39 |
| Fig. 3-18 | TLP-measured results of (in square symbol) pLDMOS, (in diamond     |    |
|           | symbol) SCR-pLDMOS_A, and (in triangular symbol)                   |    |
|           | SCR-pLDMOS_B   | 39 |
| Fig. 3-19 | SEM images of typical nLDMOS which suffers from a 0.5-kV           |    |
|           | HBM ESD stress   | 43 |
| Fig. 3-20 | SEM images of typical circular_nLDMOS which suffers from a         |    |
|           | 0.5-kV HBM ESD stress  | 44 |
| Fig. 3-21 | SEM images of typical SCR-nLDMOS_A which suffers from a            |    |
|           | 6-kV HBM ESD stress  | 44 |
| Fig. 3-22 | SEM images of typical SCR-nLDMOS_B which suffers from a            |    |
|           | 0.5-kV HBM ESD stress  | 45 |
| Fig. 3-23 | SEM images of typical pLDMOS which suffers from a -0.5-kV          |    |
|           | HBM ESD stress   | 45 |
| Fig. 3-24 | SEM images of typical SCR-pLDMOS_A which suffers from a            |    |
|           | -3.5-kV HBM ESD stress   | 46 |
| Fig. 3-25 | SEM images of typical SCR-pLDMOS_B which suffers from a            |    |
|           | -0.5-kV HBM ESD stress   | 46 |

| Fig. 3-26 | The failure current under different channel width (W) for nLDMOS           | 49 |  |
|-----------|--|----|--|
| Fig. 3-27 | The failure current under different channel width (W) for pLDMOS           | 49 |  |
| Fig. 3-28 | The failure current under different Drift length (D) for nLDMOS            | 50 |  |
| Fig. 3-29 | The failure current under different Y for nLDMOS                           | 50 |  |
| Fig. 3-30 | The failure current under different Y for pLDMOS                           |    |  |
| Fig. 3-31 | The parasitic current path and resistor in (a) SCR-nLDMOS_A and            |    |  |
|           | (b) SCR-pLDMOS_A   | 52 |  |
| Fig. 3-32 | The failure current under different Y for SCR-nLDMOS_A                     | 52 |  |
| Fig. 3-33 | 33 The failure current under different spacing between the $N^+$ and $P^+$ |    |  |
|           | drain region (T <sub>d</sub> ) for SCR-nLDMOS_A                            | 53 |  |
| Fig. 3-34 | The failure current under different spacing between the $N^+$ and $P^+$ at |    |  |
|           | source region (T <sub>s</sub> ) for SCR-pLDMOS_B                           | 53 |  |
| Fig. 4-1  | Forward bias safe operating area (meshed region) [8]                       | 57 |  |
| Fig. 4-2  | Maximum allowable power dissipation versus device-case                     |    |  |
|           | temperature [28]   | 58 |  |
| Fig. 4-3  | The test circuit of eSOA   | 59 |  |
| Fig. 4-4  | The I-V characteristics measured by 100-ns TLP system. The                 |    |  |
|           | 100-ns eSOA boundary is shown in orange color and circular                 |    |  |
|           | symbol   | 60 |  |
| Fig. 4-5  | The I-V characteristics measured by 200-ns TLP system. The                 |    |  |
|           | 200-ns eSOA boundary is shown in orange color and circular                 |    |  |
|           | symbol   | 60 |  |
| Fig. 4-6  | The comparison of eSOA with different pulse width of TLP                   | 61 |  |
| Fig. 4-7  | The test circuit of unclamped inductive switch [30]                        | 64 |  |
| Fig. 4-8  | The waveform of unclamped inductive switch                                 | 65 |  |
| Fig. 4-9  | The circuit trajectory of unclamped inductive switch. The unstable         |    |  |
|           | state is (a) inside and (b) outside the boundary of eSOA                   | 65 |  |
| Fig. 4-10 | The waveform of inductive current with different power supply              |    |  |
|           | (V <sub>cc</sub> )   | 66 |  |
| Fig. 4-11 | The inductive current with different power supply $(V_{cc})$               | 66 |  |
| Fig. 4-12 | The waveform of inductive current with different pulse width $(T_p)$       | 67 |  |
| Fig. 4-13 | The inductive current with different pulse width (T <sub>p</sub> )         | 67 |  |
| Fig. 4-14 | The waveform of inductive current with different inductive                 |    |  |
|           | impedance (L <sub>ext</sub> )  | 68 |  |
| Fig. 4-15 | The inductive current with different inductive impedance $(L_{ext})$       | 68 |  |
| Fig. 4-16 | The waveform of UIS when device is failed                                  | 69 |  |
| Fig. 4-17 | The maximum allowable UIS $I_{switch,max}$ with different inductive        |    |  |
|           | impedance (L <sub>ext</sub> )  | 70 |  |

| Fig. 4-18 | The waveform of drain voltage $(V_{ds})$ with different gate bias $(V_{gs})$ |    |
|-----------|--|----|
|           | during UIS stress  | 71 |
| Fig. 4-19 | The waveform of drain current $(I_{ds})$ with different gate bias $(V_{gs})$ |    |
|           | during UIS stress  | 71 |
| Fig. 4-20 | The waveform of drain voltage $(V_{ds})$ with different samples whose        |    |
|           | device structure and layout parameters are the same during UIS               |    |
|           | stress   | 72 |
| Fig. 4-21 | The waveform of drain current $(I_{ds})$ with different samples whose        |    |
|           | device structure and layout parameters are the same during UIS               |    |
|           | stress   | 72 |
| Fig. 4-22 | The 100-ns eSOA with different device structure                              | 74 |
| Fig. 4-23 | The UIS waveform of typical (a) nLDMOS, (b) circular_nLDMOS,                 |    |
|           | (c) SCR-nLDMOS_A, and (d) SCR-nLDMOS_B                                       | 75 |
| Fig. 5-1  | The test circuit of clamped inductive switch [1]                             | 78 |
| Fig. 5-2  | The diagram of waveform during the CIS stress                                | 78 |
| Fig. 5-3  | The waveform of (a) UIS and (b) CIS  | 79 |
| Fig. 5-4  | The test circuit of UIS with (a) one diode, (b) two diodes, and (c)          |    |
|           | three diodes   | 79 |
| Fig. 5-5  | The waveform of drain current with different number of diode                 |    |
|           | during the CIS stress  | 79 |
| Fig. 5-6  | The cross-sectional view of nLDMOS with buried body which is                 |    |
|           | shown in red rectangle [2]   | 80 |
| Fig. 5-7  | The 100-ns eSOA with and without buried body [2]                             | 81 |
| Fig. 5-8  | (a) The cross-sectional view along A-A' line and (b) the layout top          |    |
|           | view of the nLDMOS with the polybending layout arrangement [3]               | 82 |

### Introduction

#### **1.1 Motivation**

Recently, the high-voltage (HV) technology is prospering due to its extremely extensive applications such as power management integrated circuits (ICs), automotive electronics, light-emitting diode (LED) and liquid-crystal-display (LCD) driver ICs. The higher breakdown voltage and the higher speed are popular achievements in HV applications [5]-[7]. However, the importance of reliability issue should not be underestimated in HV ICs as a result of stringent operating environments. Furthermore, electrostatic discharge (ESD) protection and safe operating area (SOA) have been essential issues of reliability for HV ICs [8]-[10]. The incident of ESD takes place by accident. On the other hand, SOA is concerned about the reliability during normal circuit operating conditions. The HV transistors simultaneously exhibits excellent ESD robustness and wide SOA is preferable to minimize the total chip area; hence, it is importance to have a deeper investigation on the reliability issue of ESD and SOA. ESD design rules are usually not accepted for the purpose of minimizing the device area; therefore, the self-protected HV ICs against ESD stress is popular in HV applications. The insertion of SCR to lateral double-diffused MOS (LDMOS) is an effective technique in improving the ESD robustness [11]; however, the influence of inserting SCR on SOA is seldom referred. As a result, the deeper research concerning the influence of the embedded SCR structure on SOA is important for LDMOS.

## **1.2 Investigation on the Impact of Junction Curvature Effect** on HV ICs

The influence of curved P/N junction on breakdown voltage is considerable. To predict the breakdown characteristics of curved-abrupt P/N junctions, the junction curvature effect is discussed in this chapter [12]-[14]. The P<sup>+</sup>/N-well junction is formed by implanting impurities of p-type into N-well through windows in an impervious masking layer. To activate the impurities of p-type, the thermal process is needed. High temperature results in the diffusion of impurities. Hence, the curved junction is formed as illustrated in Fig. 1-1 where  $r_j$  represents the radius of metallurgical junction,  $x_j$  represents the distance from surface of silicon to the metallurgical junction,  $r_d$  is the radius of outer depletion boundary,  $x_d$  is the distance from surface of silicon to the outer depletion boundary. If the shape of masking layer is rectangle as illustrated in Fig. 1-2, the cylindrical curved junction is formed at the edge of mask and the spherical curved junction is formed at the corner of mask. The junction will avalanche breakdown if the junction is reversed bias. The following equations are derived to analysis the relation between avalanche breakdown voltage (BV<sub>dss</sub>) and  $r_j$ .



**Fig. 1-1.** The formation of curved  $P^+/N$ -well junction [12].



Fig. 1-2. The 3-D diagram of curved P<sup>+</sup>/N-well junction [13].

The potential (V) and the electric field (E) in a P/N junction can be calculated from the Poisson's equation, as shown in equation (1,1) [12].

$$\frac{\rho}{\varepsilon} = \frac{1}{r^n} \frac{d(r^n E)}{dr} = -\frac{d^2 V}{dr^2}$$
(1.1)
  
**1896**

where  $\varepsilon$  is the permittivity of silicon and  $\rho$  is the space charge density. n = 0 for parallel-plane junction, n = 1 for cylindrical-junction, and n = 2 for spherical-junction. Hence, the electric field (E) and potential (V) can be written as equation (1.2) and (1.3). In addition, the space charge density of abrupt junction is given by equation (1.4).

$$E(r') = \frac{1}{r^n \varepsilon} \int_{r_d}^{r'} r^n \rho dr + \frac{c}{r^n}$$
(1.2)

$$V(r') = -\int_{r_j}^{r'} E dr$$
 (1.3)

$$\rho(r) = -qN_B \tag{1.4}$$

For parallel-plane junction (n = 0), the electric field and potential can be written as equation (1.5) and (1.6) by replacing the  $\rho$  with  $-qN_B$ .

$$E(x) = \frac{qN_B}{\varepsilon}(x - x_d) + c \tag{1.5}$$

$$V(x) = \frac{qN_B}{2\varepsilon} (x_j^2 - x^2) + \frac{qN_B x_d}{\varepsilon} (x - x_j)$$
(1.6)

For cylindrical-abrupt junction (n = 1), the electric field and potential can be written as equation (1.7) and (1.8) by replacing the  $\rho$  with  $-qN_B$ .

$$E(r) = \frac{qN_B(r^2 - r_d^2)}{2\varepsilon} + \frac{c}{r}$$
(1.7)

$$V(r) = \frac{qN_B}{2\varepsilon} \left[ \frac{(r_j^2 - r^2)}{2} + r_d^2 ln(\frac{r}{r_j}) \right]$$
(1.8)

For spherical-abrupt junction (n = 2), the electric field and potential can be written as equation (1.9) and (1.10) by replacing the  $\rho$  with  $-qN_B$ .

$$E(r) = \frac{qN_B}{3\varepsilon} \frac{(r^3 - r_d^3)}{r^2} + \frac{c}{r^2}$$
(1.9)

$$V(r) = \frac{qN_B}{3\varepsilon} \left[ \frac{(r_j^2 - r^2)}{2} + r_d^3 (\frac{1}{r_j} - \frac{1}{r}) \right] + c(\frac{1}{r} - \frac{1}{r_j})$$
(1.10)

To simplify the calculation, the cylindrical-abrupt and spherical-abrupt junctions are transferred to parallel-plane abrupt junction through  $N_{eq}$  and  $W_{eq}$  [14].  $N_{eq}$  is the background doping concentration of equivalent parallel-plane abrupt junction.  $W_{eq}$  is the depletion width of equivalent parallel-plane abrupt junction. There are three assumptions shown as following to obtain  $N_{eq}$  and  $W_{eq}$ .

(1) The original and equivalent junctions are in the avalanche breakdown state.

(2) The total net charge in the depletion region is conserved during breakdown.

(3) The voltage is conserved during breakdown.

As a result, the  $E_{max}$  and  $BV_{dss}$  can be respectively written as equation (1.11) and (1.12) [14].

$$E_{max} = \frac{qN_{eq}W_{eq}}{\varepsilon}$$
(1.11)

$$BV_{dss} = \frac{qN_{eq}W_{eq}^{2}}{2\varepsilon}$$
(1.12)

The maximum electric field is located at the metallurgical junction while the maximum potential is located at the depletion outer boundary. For cylindrical-abrupt junction, combining the equation (1.7) and (1.11), the  $E_{max}$  can be written as equation (1.13); combining the equation (1.8) and (1.12), the BV<sub>dss</sub> can be written as equation (1.14) for cylindrical junction. Similarly, the  $E_{max}$  and  $BV_{dss}$  can be respectively written as equation (1.15) and (1.16) for spherical junction.

$$E_{max} = \left| E(r_j) \right| = \frac{qN_B}{2\varepsilon} \frac{(r_d^2 - r_j^2)}{r_j} = \frac{qN_{eq}W_{eq}}{\varepsilon}$$
(1.13)

$$BV_{dss} = V(r_d) = \frac{qN_B}{2\varepsilon} \left[ \frac{(r_j^2 - r_d^2)}{2} + r_d^2 \ln(\frac{r_d}{r_j}) \right] = \frac{qN_{eq}W_{eq}^2}{2\varepsilon}$$
(1.14)

$$E_{max} = \left| E(r_j) \right| = \frac{qN_B}{3\varepsilon} \frac{(r_d^3 - r_j^3)}{r_j^2} = \frac{qN_{eq}W_{eq}}{\varepsilon}$$
(1.15)

$$BV_{dss} = V(r_d) = \frac{qN_B}{3\varepsilon} \left[ \frac{(r_j^2 - r_d^2)}{2} + r_d^3 (\frac{1}{r_j} - \frac{1}{r_d}) \right] = \frac{qN_{eq}W_{eq}^2}{2\varepsilon}$$
(1.16)

According to the assumption (1), the relation between  $N_{eq}$ ,  $W_{eq}$ , and  $BV_{dss}$  is given as equation (1.17) and (1.18) [12].

$$N_{ea} = 9.3 \times 10^{11} \times W_{ea}^{(-8/7)} \tag{1.17}$$

$$BV_{dss} = 6.4 \times 10^{13} \times N_{eq}^{(-3/4)}$$
(1.18)

It is necessary to solve the combinational group of equation (1.13), (1.14) and (1.17) to get N<sub>eq</sub>, W<sub>eq</sub>, and r<sub>d</sub> with given N<sub>B</sub> and r<sub>j</sub> for cylindrical-abrupt junction.  $BV_{dss}$  is calculated by equation (1.18) and  $N_{eq}$ . For spherical-abrupt junction, we can get the  $N_{eq}$ ,  $W_{eq}$ ,  $r_d$ ,  $BV_{dss}$  by equation (1.15), (1.16), (1.17), and (1.18). Fig. 1.3 demonstrates the calculating value of breakdown voltage with different  $r_{j}$  and  $N_{B}$  for cylindrical-abrupt junction and parallel-plane junction; likewise, Fig. 1.4 demonstrates that for spherical-abrupt junction and parallel-plane junction. It is observed that the breakdown voltage of cylindrical-abrupt junction and spherical-abrupt junction approaches that of parallel-plane junction with longer r<sub>i</sub>. In other words, the curved junction is similar to parallel-plane junction when the radius of metallurgical junction is large enough. With the same r<sub>i</sub> and N<sub>B</sub>, parallel-plane junction exhibits the largest  $BV_{dss}$  while the  $BV_{dss}$  of spherical-abrupt junction is the smallest. In other words, the spherical-abrupt junction is prone to breakdown among the junctions discussed above. Furthermore, BV<sub>dss</sub> decrease with decreasing r<sub>i</sub> both for cylindrical-abrupt and spherical-abrupt junctions. As a result, the radius of spherical-abrupt junction dominates the  $BV_{\text{dss}}$  for HV transistors.



Fig. 1-3. The avalanche breakdown voltage versus background doping concentration for different  $r_j$  of the cylindrical-abrupt junction [14].



Fig. 1-4. The avalanche breakdown voltage versus background doping concentration for different  $r_j$  of the spherical-abrupt junction [14].

#### **1.3 Thesis Organization**

The chapter 1 of this thesis is the motivation of the research and the introduction of junction curvature effect.

The chapter 2 of this thesis includes the device structure of standard LDMOS and the modified LDMOS which is studied in the work. The experimental results comprise the DC  $I_{DS}$ - $V_{DS}$  characteristics and the avalanche breakdown voltage.

The chapter 3 of this thesis introduces ESD events and ESD test methods. The experiment includes the TLP, MM, HBM, and failure analysis. The ESD performance with different device structures is discussed, and the causing of poor ESD robustness is discovered according to the failure analysis.

The chapter 4 of this thesis investigates the measured methods and properties of safe operating area (SOA). The classification of SOA is concisely introduced in the chapter. The characteristic of unclamped inductive switch (UIS) is investigated in detail. The experimental results include electrical SOA and UIS for standard nLDMOS and modified nLDMOS. The causing of wide eSOA and excellent UIS level is discussed.

The chapter 5 of this thesis refers to the methods to improve the SOA without paying for the poor ESD robustness.

In the end of this thesis, a short conclusion and future work are given in the chapter 6.

### **Proposed Device Structure Designs of LDMOS**

#### 2.1 The Standard Device Structure of LDMOS

Fig. 2-1 shows the cross-sectional view of LDMOS which is realized in a 0.5-µm 100-V SOI BCD process. The depth of buried oxide is 2 µm, gate oxide is 15 nm, field oxide is 570 nm, and active region is 3 µm. The devices are separated from each other by trench isolation and buried oxide which can minimize the device area. To prevent the current from concentrating at the device surface, the sheet resistance of PM is larger than HV N-Well to disperse the current. According to the principle of RESURF, HV N-Well is fully depleted with the aid of PM, buried oxide, and P-sub [15] [16].

Radius of spherical P/N junction dominates the breakdown voltage according the curvature junction effect [12]-[14]. Fig. 2-2 shows three types of mask results in different radius of spherical P/N junction. Region in gray color represent the mask and outer region represents the junction after diffusion. The shape of mask in type A is a rectangle and the spherical P/N junctions with the smallest radius ( $r_A$ ) are formed at the corner. The shape of mask in type B is a rectangle with half circle at top and bottom. In this thesis, the substitutive name of shape in type B is elliptic shape. The radius of spherical P/N junction in type B ( $r_B$ ) is medium. The shape of mask in type C is a rectangle with one third of circle at top and bottom. The radius of spherical P/N junction of type C ( $r_C$ ) is the longest, but the electric charges accumulates at the sharp corner which lead to a reduction of avalanche breakdown voltage. In conclusion, the shape of mask in type B has the highest avalanche breakdown voltage. Fig. 2-3 shows

the proposed layout styles of LDMOS. In this thesis, the LDMOS are in elliptic layout style except for circular\_nLDMOS. The definitions of layout parameters are shown in Fig. 2-1 and Fig. 2-3. W is the channel width. The channel width of circular\_nLDMOS is  $2\pi r$ . D represents the drift length. e is the clearance between the contact edge and the center of circle. x is the clearance between the contact and the FOX at drain region while s is the clearance between the contact and the polygate at source region.



**(b)** 



Fig. 2-1. The cross-sectional view of (a) nLDMOS, (b) circular\_nLDMOS, and (c)



Fig. 2-2. Top view of diffused junction through three types of mask.



**Fig. 2-3.** Top view of (a) nLDMOS (b) pLDMOS in elliptic shape and (c) circular\_nLDMOS in circular shape.

The field oxide (FOX) under the poly gate plays an important role [17]. Fig. 2-4 demonstrates P/N junction below gate oxide under the condition of reversed bias.  $W_d$  is the depletion width of P/N junction and  $t_{ox}$  is the thickness of oxide. Electric filed is shown in dashed line with arrow. For  $t_{ox} < W_d$ , the maximum electric filed occurs in the oxide and the oxide would be catastrophically damaged when the maximum electric field is equal to critical electric field. Numerical analysis has shown that the avalanche breakdown occurs in the oxide for  $W_d/t_{ox}$  higher than 12 [18]. As a result, the FOX is utilized to keep the ratio lower than 12 for LDMOS.



**Fig. 2-4.** The P/N junction of (a) nLDMOS and (b) pLDMOS below gate oxide under the condition of reversed bias: (a)  $V_{DS} > 0$  V and  $V_{GS} = 0$  V. (b)  $V_{SD} > 0$  V and  $V_{SG} = 0$  V.

The operating voltage of drain to source  $(V_{DS})$  is 100 V and the operating voltage of gate to source  $(V_{GS})$  is 5 V. To consider the gate-oxide reliability, the voltage across drain and gate  $(V_{DG})$  can't be higher than  $V_{DD}$  for a long time. The protective low-voltage MOS (LV MOS) is added to prevent the gate oxide of high-voltage MOS (HV MOS) form damage, as illustrated in Fig. 2-5. If  $V_{DG}$  is accidentally higher than  $V_{DD}$ , the parasitic diode of LV MOS will turn on and clamp  $V_{DS}$  to  $V_{DD}$ . The parasitic diode of LV MOS doesn't affect the normal operation of HV MOS because it is off during normal operation.



#### 2.2 The Device Structure of LDMOS with embedded SCR

The insertion of silicon controlled rectifier (SCR) to MOS is a popular technique to improve ESD robustness [11]. Fig. 2-6 shows the LDMOS with embedded SCR. SCR-nLDMOS and SCR-pLDMOS respectively represents the n-type and p-type LDMOS with embedded SCR. The current path of SCR and BJT are respectively located at the side and the center of drain region for SCR-LDMOS\_A, as illustrated in Fig. 2-6 (a) and (c). SCR-LDMOS\_B alters the relative position of N+ and P+ at drain region, so the orientation of BJT and parasitic SCR is changed as illustrated in Fig. 2-6 (b) and (d). The influence of the embedded SCR structures on the ESD and SOA of LDMOS is one of the important topics in the thesis. The definitions of layout parameters are shown in Fig. 2-6. The definitions of W, D, and e are the same as illustrated in Fig. 2-1 and Fig. 2-3. z is the clearance between the contact and the FOX at drain region for SCR-nLDMOS. s is the clearance between the contact and the polygate at source region for SCR-nLDMOS. The similar definitions of SCR-pLDMOS are illustrated in Fig. 2-6 (c) and Fig. 2-6 (d).



**Fig. 2-6.** The cross-sectional view of (a) SCR-nLDMOS\_A (b) SCR-nLDMOS\_B (c) SCR-pLDMOS\_A (d) SCR-pLDMOS\_B.

#### 2.3 I<sub>DS</sub>-V<sub>DS</sub> Characteristics

Fig. 2-7 demonstrates the DC  $I_{DS}$ - $V_{DS}$  characteristics of nLDMOS with W = 40  $\mu$ m, L = 2  $\mu$ m, D = 12  $\mu$ m, Y = 13  $\mu$ m, x = 6  $\mu$ m, s = 1  $\mu$ m, and e = 2  $\mu$ m. The gate bias voltage is varied from 0 V to 5 V. The higher  $V_{GS}$  results in higher  $I_{DS}$  at the same  $V_{DS}$ . However, the negative differential output resistance is observed at high  $V_{DS}$  region. It was reported that the reduction of  $I_{DS}$  at high  $V_{DS}$  region arose from self-heating effect [19]. At saturation region, the carriers are travelling at the saturated velocity in the drift region. The lattice temperature increases as a result of power dissipation. The high lattice temperature causes a severe degradation of carrier mobility [20]; hence, the travelling velocity is smaller. As a result, the drain current decreases with increasing drain voltage. Fig. 2-8 shows the  $I_{DS}$ - $V_{DS}$  characteristics of a SOI LDMOS with the 50- $\mu$ m drift length, the 0.2- $\mu$ m silicon thin-film, the 1.2- $\mu$ m buried oxide, and the 0.3-mm<sup>2</sup> device area [19]. The experimental results reveal that the self-heating effect is serious under DC condition while it is unapparent under 2- $\mu$ s power pulse condition. It is due to the higher lattice temperature which results from higher power dissipation under DC condition.

Fig. 2-9 and Fig. 2-10 demonstrate the DC  $I_{DS}$ - $V_{DS}$  characteristics of all typical HV DMOS whose layout parameters are listed in Table 2.1. The range of gate bias is from 0 V to 5 V. SCR-nLDMOS\_A tends to snapback at small  $V_{DS}$  when the gate bias is larger than 2.4 V, so the measurement is done under the condition of  $V_{GS}$ =0 V~2.4 V. Because the mobility of N-type carrier is larger than that of P-type carrier in nature, the drain current of N-type DMOS are larger than that of P-type DMOS at the same absolute value of  $V_{GS}$ .



**Fig. 2-8.** The  $I_{DS}$ - $V_{DS}$  characteristics of a SOI LDMOS transistor. Solid line: simulated curve without self-heating effect. Dotted line: calculated curve which take self-heating effect into account. Experimental data which are measured under the 2- $\mu$ s, 100- $\mu$ s power pulses, and DC conditions [19].



(b) Circular\_nLDMOS



### (d) SCR-nLDMOS\_B

Fig. 2-9. The DC  $I_{DS}$ - $V_{DS}$  characteristics of N-type typical DMOS.



(b) SCR-pLDMOS\_A



The layout parameters of typical DMOS

| Typical Device  | Layout Parameters (µm)   |
|-----------------|--|
| Structure       |  |
| nLDMOS          | W = 40, L = 2, D = 12, Y = 13, x = 6, s = 1, and e = 2.                  |
| Circular_nLDMOS | r = 23, L = 2, D = 12, Y = 23, x = 6, and s = 1.                         |
| SCR-nLDMOS_A    | W = 40, L = 2, D = 12, Y = 7, z = 3, s = 1, e = 2, and $T_d = T_s = 0$ . |
| SCR-nLDMOS_B    | W = 40, L = 2, D = 12, Y = 7, z = 3, s = 1, e = 2, and $T_d = T_s = 0$ . |
| pLDMOS          | W = 40, L = 2, D = 12, Y = 13, x = 6, s = 1, and e = 2.                  |
| SCR-pLDMOS_A    | W = 40, L = 2, D = 12, Y = 3, z = 1, s = 1, e = 2, and $T_d = T_s = 0$ . |
| SCR-pLDMOS_B    | W = 40, L = 2, D = 12, Y = 3, z = 1, s = 1, e = 2, and $T_d = T_s = 0$ . |

#### 2.4 Avalanche Breakdown Voltage

The definition of avalanche breakdown voltage ( $BV_{dss}$ ) is the drain voltage when the drain current is equal to 10 µA under the condition of  $V_{GS} = 0$  V. The following shows the  $BV_{dss}$  of typical HV DMOS whose parameters are listed in Table 2.1. Fig. 2-11and Fig. 2-12 demonstrate the  $I_{DS}$ - $V_{DS}$  curves with  $V_{GS} = 0$  V for n-type HV DMOS; similarly, Fig. 2-13 shows the  $I_{SD}$ - $V_{SD}$  curves with  $V_{SG} = 0$  V for p-type HV DMOS. First of all, Fig. 2-11 reveals that the  $BV_{dss}$  of circular\_nLDMOS is larger than that of nLDMOS. Secondly, Fig. 2-12 exhibits that the  $BV_{dss}$  of nLDMOS, SCR-nLDMOS\_A, and SCR-nLDMOS\_B are almost identical. Finally, Fig. 2-13 manifests that the  $BV_{dss}$  of SCR-pLDMOS\_A is the highest while the  $BV_{dss}$  of pLDMOS is the lowest. Table 2.2 lists the  $BV_{dss}$  and radius of spherical P/N junction with different device structure. The radius of spherical P/N junction dominates the  $BV_{dss}$  [12]-[14]; therefore,  $BV_{dss}$  increases with increasing radius.



Fig. 2-11. The DC  $I_{DS}$ - $V_{DS}$  curves of nLDMOS and circular\_nLDMOS ( $V_{GS} = 0$  V).


Fig. 2-13. The DC  $I_{SD}$ - $V_{SD}$  curves ( $V_{SG} = 0$  V) of pLDMOS, SCR-pLDMOS\_A, and SCR-pLDMOS\_B.

## **TABLE 2.2**

|                          | <b>Radius of Spherical</b> | Avalanche Breakdown |  |  |
|--------------------------|----------------------------|---------------------|--|--|
| Typical Device Structure | P/N Junction (µm)          | Voltage (V)         |  |  |
| nLDMOS                   | 17.0                       | 143.0               |  |  |
| Circular_nLDMOS          | 21.0                       | 183.0               |  |  |
| SCR-nLDMOS_A             | 18.5                       | 145.0               |  |  |
| SCR-nLDMOS_B             | 16.0                       | 142.0               |  |  |
| pLDMOS                   | 19.0                       | 114.5               |  |  |
| SCR-pLDMOS_A             | 20.0                       | 134.0               |  |  |
| SCR-pLDMOS_B             | 22.0                       | 168.5               |  |  |

# The avalanche breakdown voltage of typical DMOS

![](_page_37_Picture_3.jpeg)

# Introduction to Electrostatic Discharge and Experimental Results

## **3.1 Introduction to Electrostatic Discharge (ESD)**

ESD is an instantaneous discharging of electrostatic charges on IC pins. It take place under the situations such as a physical touch of a human body and an IC products, contact of manufacturing machines and wafers, or discharge of secondhand induced electrical field on an IC chips. According to the different discharge conditions and sources of electrostatic charges, ESD can be classified to human-body model (HBM), machine-model (MM), and charged-device model (CDM).

896

# 3.1.1 Human Body Model (HBM)

HBM is a common ESD event that arose from the contact of a charged human body and an IC product. The friction between human body and an object results in the charged human body, thus the electrostatic charge transfers into the IC products when the charged human body touches the IC products. To prevent the catastrophically failure on IC products, the human body model is established to simulate this kind of ESD event and quantify the IC robustness against the HBM ESD event. The equivalent circuit for HBM ESD event is shown in Fig. 3-1 [21], where the 1.5-k $\Omega$ resistor and the 100-pF capacitor represent the equivalent parasitic resistor and capacitor of a human body. The DUT represents the device under test. The HBM design eliminates the weak ESD protection designs and protects the susceptible devices. Commercial ICs are generally demanded to pass 2-kV HBM ESD stress at least, which can generate ESD current with a peak value about 1.3 A and a rise time about 10 ns. Fig. 3-2 shows the typical HBM ESD waveform generated by the ESD HBM tester to a short wire [21]. In particular, most of the HBM ESD energy is concentrate on the time interval between 0 ns to 100 ns.

![](_page_39_Figure_1.jpeg)

Fig. 3-1. The equivalent circuit of the human body model ESD event [21].

![](_page_39_Figure_3.jpeg)

Fig. 3-2. Definition of the HBM pulse decay time (t<sub>d</sub>) [21].

## 3.1.2 Machine Model (MM)

The MM ESD event arose from the contact of a machine and IC products. The equivalent circuit diagram of MM ESD event is shown in Fig. 3-3 [22], where there is no equivalent resistor on the equivalent discharging path because the electrostatic charge source is charged machine with  $0-\Omega$  resistor.

![](_page_40_Figure_2.jpeg)

Fig. 3-4. The current waveform of a 400-V MM ESD stress through a short wire [22].

Fig. 3-4 shows the waveform of a 400-V MM ESD pulse generated by the MM ESD tester [22]. A commercial IC product is generally required to pass at least 200-V MM ESD stress, which can generate an ESD current with a peak value about 3.5 A and a rise time about 10 ns. The MM ESD level of a semiconductor device is generally 8  $\sim$  12 times smaller than its HBM ESD level due to the faster rise time and voltage resonance of a MM ESD pulse.

#### **3.1.3 Charged Device Model (CDM)**

The CDM ESD event happens under the condition of the contact of charged IC and external grounded object. The IC is charged through the mechanism of electrostatic induction, and most of the CDM charges are initially stored in the body (the p-substrate) of a CMOS IC. When one or more pins of this charged IC is touched by an external grounded object, CDM charges in the p-substrate will be discharged from the IC inside to the grounded object outside. There is no standard equivalent parasitic capacitor and resistor for the CDM ESD stress because different dimension of chips, different form and size of packages result in different values of the parasitic capacitor and resistor of IC chips. Fig. 3-5 shows the simplified CDM test circuit. R<sub>d</sub>, L<sub>d</sub> and C<sub>d</sub> represents the equivalent parasitic resistor, inductor and capacitance of DUT. The DUT is initially charged through the large resistor R<sub>g</sub> with relatively small current, and then DUT contact the grounded object and discharge immediately. A commercial IC is generally requested to pass at least 1-kV CDM ESD stress, which can generate an ESD current with peak current value about 15 A within a rise time less than 200 ps [23]. Fig. 3-6 makes a contrast with the waveforms of a 2-kV HBM ESD stress, a 200-V MM ESD stress, and a 1-kV CDM ESD stress which has 4-pF equivalent capacitor of the device under test. Table 3.1 shows the commercial specification for the HBM, MM and CDM level.

![](_page_42_Figure_0.jpeg)

Fig. 3-5. The equivalent circuit of the charged device model ESD event [23].

![](_page_42_Figure_2.jpeg)

Fig. 3-6. The waveforms of a 2-kV HBM ESD stress, 200-V MM ESD stress, and a 1-kV CDM ESD stress.

#### **TABLE 3.1**

|       | HBM (kV) | MM (V)   | CDM (kV) |
|-------|----------|----------|----------|
| Okay  | +/- 2    | +/- 200  | +/- 2    |
| Safe  | +/- 4    | +/- 400  | +/- 1.5  |
| Super | +/- 10   | +/- 1000 | +/- 2    |

The commercial specification for the HBM, MM and CDM level.

## 3.1.4 Transmission Line Pulse (TLP) System

The equivalent circuit of TLP system is shown in Fig. 3-7 The TLP system applied the voltage pulse, which pulse amplitude is Vin and the pulse width is t, to the device under test (DUT). The oscilloscope measured the voltage and current during the TLP stress, and then the source-meter measured the leakage under certain bias condition.

![](_page_43_Figure_5.jpeg)

Fig. 3-7. The equivalent circuit of the TLP system.

The steps above are sequentially repeated with increasing TLP pulse amplitude until the device satisfies the failed criteria. In this thesis, the definition of failed criteria is  $I_{leakage} > 100* I_{leakage, initial}$ , where  $I_{leakage}$  is the leakage current measured after TLP zapping and  $I_{leakage, initial}$  is the leakage current of fresh transistor. The I-V curve measured by TLP system is shown in Fig. 3-8. Trigger point represents the triggering of parasitical bipolar junction transistor (BJT). Secondary breakdown current ( $I_{t2}$ ) represents the maximum allowable current. In other words, the device is judged to failure as the current is higher than  $I_{t2}$ . Interestingly, the HBM ESD waveform reveals that the ESD energy is concentrate on the time interval between 0 ns to 100 ns and it is observed that the HBM level is proportional to  $I_{t2}$  [24]. With the information provided by TLP system, IC designers can easy choose the direct device under the guide of design window, as illustrated in Fig. 3-9 [25].

![](_page_44_Figure_1.jpeg)

Fig. 3-8. The I-V curve measured by 100-ns TLP system.

![](_page_45_Figure_0.jpeg)

Fig. 3-9. The ESD protection design window of HV ESD protection devices [25].

## **3.2 ESD Test Methods**

ESD test has positive and negative type in order to simulate the positive and negative electrical charges in natural environment. Furthermore, IC chip have several input/output (I/O) pins and power pins; therefore, ESD test can occur on different pin combinations. The major pin combinations of ESD test are shown as following.

## 3.2.1 ESD Test on I/O Pins

The human-body model and the machine-model ESD stress on each I/O pins with the VDD or VSS pins relatively ground are illustrate through Fig. 3-10(a) to 3-10(d) [27], [28]:

(1) PS mode

Positive ESD voltage is applied to the tested I/O pin with VSS pins relatively grounded, as shown in Fig. 3-10(a). VDD pins and all other pins are kept floating during the test.

(2) NS mode

Negative ESD voltage is applied to the tested I/O pin with VSS pins relatively grounded, as shown in Fig. 3-10(b). VDD pins and all other pins are kept floating during the test.

(3) PD mode

Positive ESD voltage is applied to the tested I/O pin with VDD pins relatively grounded, as shown in Fig. 3-10(c). VSS pins and all other pins are kept floating during the test.

(4) ND mode

Negative ESD voltage is applied to the tested I/O pin with VDD pins relatively grounded, as shown in Fig. 3-10(d). VSS pins and all other pins are kept floating during the test.

![](_page_46_Figure_6.jpeg)

**Fig. 3-10.** (a) PS-mode, (b) NS-mode, (c) PD-mode, and (d) ND-mode, ESD test on I/O pins.

#### **3.2.2 Pin to Pin ESD Test**

ESD events would occur on one of the I/O pins with another I/O pin relatively grounded. In other words, power lines are floating during the pin to pin ESD test. The pin to pin ESD test can easily cause ESD damage located at the internal circuits if the ESD protective design is poor. The common pin to pin ESD path is shown in Fig. 3-11. If every two of I/O pins is tested one by one, the ESD test is inefficient and uneconomic. In order to shorten the testing period, ESD stress is applied on the tested I/O pin with all other I/O pins relatively grounded. The pin to pin ESD test is subdivided into positive-mode and negative-mode as illustrated in Fig. 3-12(a) and Fig. 3-12(b).

![](_page_47_Figure_2.jpeg)

Fig. 3-11. The internal ESD damage due to the pin to pin ESD stress.

![](_page_47_Figure_4.jpeg)

Fig. 3-12. The pin-to-pin ESD test of (a) positive mode and (b) negative-mode.

![](_page_48_Figure_0.jpeg)

Fig. 3-13. The internal ESD damage due to the VDD-to-VSS ESD stress.

# 3.2.3 VDD-to-VSS ESD Test

The ESD event may happen between two power pins. The internal circuits are vulnerable to ESD stress under the condition that ESD voltage is applied to VDD with VSS relatively ground, as shown in Fig. 3-13. To simulate this kind of ESD-stress condition, a positive or a negative ESD voltage is applied to the VDD pin of an IC chip while VSS pin is relatively grounded, as illustrated in Fig. 3-14(a) and Fig. 3-14(b).

![](_page_48_Figure_4.jpeg)

Fig. 3-14. The VDD-to-VSS ESD tests of (a) positive mode and (b) negative-mode.

![](_page_49_Figure_0.jpeg)

Fig. 3-15. The CDM ESD tests of (a) positive mode and (b) negative-mode.

#### 3.2.3 CDM ESD Test

The mechanism of CDM ESD event differs from the HBM and MM ESD events; therefore, the CDM ESD test is especially defined. The substrate of an IC product is initially full of electrostatic charge, and then the device instantaneously discharged when one of the IC pin is ground. In other words, the ESD path is from the inside of IC chip to the outside of grounded object. In order to fill IC substrate with electrostatic charges, the ESD voltage is applied to the VSS pin through the large resistor, as shown in Fig. 3-15(a) and Fig. 3-15(b). With the large resistor, the electrical current is small during charging the device under test, otherwise, the charging current will directly damage the VSS pin and the electrostatic charges will not remain in IC substrate. The ESD voltage is instantly discharged through the pins included the input, output, and VDD pins. To simulate the electrostatic charge in nature, the CDM ESD test is classified into positive-mode and negative-mode, as shown in Fig. 3-15(a) and Fig. 3-15(b).

## **3.3 Experimental results**

First of all, the investigation is focus on the typical HV DMOS as listed in Table 2.1 for the purpose of verifying the effect of different device structures on ESD robustness. Consequently, the following experimental results include TLP, HBM, MM, and failure analysis. The second part is the analysis of ESD robustness with different layout parameters. A brief summary about the ESD robustness of HV DMOS is in the end.

#### **3.3.1 ESD Robustness**

The following is the ESD experimental results of typical HV DMOS. Fig. 3-16~18 show the TLP-measured results under the same condition of  $V_{GS} = 0$  V. The solid line presents the I-V curve while the dotted line is the leakage current which is measured after every TLP ESD stress. The data of  $V_{t1}$ ,  $I_{t1}$ ,  $V_{hold}$ , and  $I_{t2}$  are extracted from TLP-measured I-V curve, as illustrated in Table 3.2. The drift length of circular\_nLDMOS is longer than that of nLDMOS, so circular\_nLDMOS needs higher energy to trigger the parasitic BJT. In other words, the  $V_{t1}$  and  $I_{t1}$  of circular\_nLDMOS are larger than that of nLDMOS. Both nLDMOS and circular\_nLDMOS are damaged while entering the snapback region. As a result, the  $I_{t2}$  are poor for both devices. The SCR device exhibits the excellent ESD robustness within small layout area due to its low holding voltage. Accordingly, the insertion of SCR to HV DMOS is applied to improve the ESD robustness. Fig. 3-17 demonstrates that the  $I_{t2}$  of SCR-nLDMOS\_A is excellent while the  $I_{t2}$  of SCR-nLDMOS\_B is almost identical to that of nLDMOS. It is supposed that the triggering of parasitic SCR is failed in SCR-nLDMOS\_B. Therefore, the SCR-nLDMOS\_B acts like nLDMOS when entering the snapback region. Fig. 3-18 shows the TLP-measured I-V

curve for p-type HV DMOS. Likewise, the SCR-pLDMOS\_A exhibits excellent failure current while SCR-pLDMOS\_B behaves like pLDMOS which fails while entering the snapback region. Hence, it is supposed that the triggering of parasitic SCR is failed in SCR-pLDMOS\_B.

![](_page_51_Figure_1.jpeg)

**Fig. 3-16.** TLP-measured results of (in circular symbol) nLDMOS and (in square symbol) circular\_nLDMOS.

![](_page_52_Figure_0.jpeg)

**Fig. 3-17.** TLP-measured results of (in square symbol) nLDMOS, (in diamond symbol) SCR-nLDMOS\_A, and (in triangular symbol) SCR-nLDMOS\_B.

![](_page_52_Figure_2.jpeg)

**Fig. 3-18.** TLP-measured results of (in square symbol) pLDMOS, (in diamond symbol) SCR-pLDMOS\_A, and (in triangular symbol) SCR-pLDMOS\_B.

| Typical Device<br>Structure | <b>V</b> <sub>t1</sub> ( <b>V</b> ) | I <sub>t1</sub> (mA) | V <sub>hold</sub> (V) | I <sub>t2</sub> (A) |
|-----------------------------|-------------------------------------|----------------------|-----------------------|---------------------|
| nLDMOS                      | 164.9                               | 14.9                 | 14.4                  | ~ 0.0149            |
| Circular_nLDMOS             | 190.0                               | 16.5                 | 13.5                  | ~ 0.0165            |
| SCR-nLDMOS_A                | 154.7                               | 10.1                 | 10.5                  | 5.6                 |
| SCR-nLDMOS_B                | 163.9                               | 7.9                  | 27.6                  | ~ 0.0079            |
| pLDMOS                      | 187.9                               | 107.1                | 16.4                  | ~ 0.1071            |
| SCR-pLDMOS_A                | 126.5                               | 29.6                 | 19.6                  | 2.2                 |
| SCR-pLDMOS_B                | 187.5                               | 43.7                 | 13.1                  | ~ 0.0437            |

#### **TABLE 3.2**

The TLP-measured results of typical HV DMOS.

ESA

The common estimation of the ability against the ESD stress includes  $I_{12}$ , HBM, and MM is shown in Table 3.3. The sample size is one for TLP-test and the sample size is three for HBM-test and MM-test. Sample one is simplified as "#1". Sample two and three are analogically simplified as "#2" and "#3". The voltage step of HBM-test is 0.5 kV while that of MM-test is 50 V. HBM and MM tests are in positive-mode for n-type DMOS and in negative-mode for p-type DMOS. The HBM level is below 0.5 kV for n-type HV DMOS which fails while entering the snapback region in TLP-test. The MM level is below 50 V for n-type HV DMOS of which the  $I_{t2}$  is poor. Likewise, the HBM level is below -0.5 kV and the MM level is below -50 V for p-type HV DMOS which fails while entering the snapback region in TLP-test. On the contrary, the HBM level is 6 kV and the MM level is 200 V for SCR-nLDMOS\_A. The HBM level is -3 kV and the MM level is -100 V for robustness. Table 3.4 demonstrates the ESD ranking according to  $I_{t2}$  per unit device area. The first price is the SCR-nLDMOS\_A and the second price is the SCR-pLDMOS\_A which agrees with the results of HBM and MM.

## TABLE 3.3

The ESD performance of typical HV DMOS includes  $I_{t2}$ , HBM, and MM.

| Typical Device  | $\mathbf{I}_{t2}\left(\mathbf{A} ight)$ | HBM (kV)  |         | MM (V)   |          |          |      |
|-----------------|---|-----------|---------|----------|----------|----------|------|
| Structure       | #1                                      | #1        | #2      | #3       | #1       | #2       | #3   |
| nLDMOS          | ~ 0.0149                                | Below 0.5 |         | Below 50 |          |          |      |
| Circular_nLDMOS | ~ 0.0165                                | Below 0.5 |         |          | Below 50 |          |      |
| SCR-nLDMOS_A    | 5.6                                     | 6         | 6.5     | 6.5      | 200      | 200      | 300  |
| SCR-nLDMOS_B    | ~ 0.0079 Below 0.5 Below 50             |           |         |          | 0        |          |      |
| pLDMOS          | ~ 0.1071                                | E S       | elow -0 | .5       | E        | Below -5 | 60   |
| SCR-pLDMOS_A    | 2.2                                     | -3        | -3.5    | -3.5     | -100     | -100     | -150 |
| SCR-pLDMOS_B    | ~ 0.0437                                | 1 8       | elow -0 | .5       | E        | Below -5 | 0    |

## TABLE 3.4

The ESD ranking of typical HV DMOS.

| ESD                   | Dovice Structure | Device Area        | I <sub>t2</sub> | I <sub>t2</sub> /Device Area |
|-----------------------|------------------|--------------------|-----------------|------------------------------|
| Ranking               | Device Structure | (µm <sup>2</sup> ) | (A)             | (mA)                         |
| 1 <sup>st</sup> place | SCR-nLDMOS_A     | 8380.0             | 5.6             | 668.3                        |
| 2 <sup>nd</sup> place | SCR-pLDMOS_A     | 7990.5             | 2.2             | 275.3                        |
| 3 <sup>rd</sup> place | pLDMOS           | 7783.0             | 0.1071          | 13.8                         |
| 4 <sup>th</sup> place | Circular_nLDMOS  | 5975.0             | 0.0165          | 2.8                          |
| 5 <sup>th</sup> place | SCR-pLDMOS_B     | 7794.0             | 0.0437          | 5.6                          |
| 6 <sup>th</sup> place | nLDMOS           | 7162.0             | 0.0149          | 2.1                          |
| 7 <sup>th</sup> place | SCR-nLDMOS_B     | 7468.0             | 0.0079          | 1.1                          |

#### **3.3.2 Failure Analysis**

To further support the ESD levels shown in Table 3.3 and the supposition mentioned at 3.3.1, failure analyses on these failed typical HV DMOS is carried out through the way of taking scanning electron microscope (SEM) images. Fig. 3-19 shows the ESD failure locations of nLDMOS which suffers from a 0.5-kV HBM ESD stress. The contacts of drain  $N^+$  region are permanently damaged by HBM ESD stress. The catastrophic contact spike of drain  $N^+$  region causes the increase in leakage of HV N-well/P-sub junction. The phenomenon is called contact-spike-induced junction leakage. Furthermore, because the finger edge is easily crowded with electron and vulnerable to ESD stress, the damage at finger edge is more serious than that at finger side. Fig. 3-20 shows the ESD failure locations of circular\_nLDMOS which suffers from a 0.5-kV HBM ESD stress. The device structure of circular\_nLDMOS is identical to that of nLDMOS; hence, the contact spike happens at drain N+ region and the leakage of HV N-well/P-sub junction increases. Besides, the smallest parasitic resistance from drain to source (R<sub>DS</sub>) is the resistance from the outer contact-ring at drain region to the contact at source region. Therefore, the ESD current crowds at the outer contact-ring and causes the catastrophic damage at the outer contact-ring. The SEM image of SCR-nLDMOS\_A which suffers from a 6-kV HBM ESD stress is illustrated in Fig. 3-21. The contact spike occurs at drain P<sup>+</sup> region. The metal of contact causes the HV N-well/P-sub junction short and the leakage increases. Furthermore, because the contact spike is located at the contacts of drain P<sup>+</sup> region, the ESD current path is parasitic SCR path as shown in Fig. 2-6 (a). Moreover, the contacts of drain N<sup>+</sup> region are intact. That is, the parasitic SCR of SCR-nLDMOS\_A effectively bypass the high current during the HBM ESD stress. On the contrary, the contact spike of SCR-nLDMOS\_B is located at the drain N<sup>+</sup> region, which verifies that the triggering of parasitic SCR is failed for SCR-nLDMOS B and the ESD

current path is parasitic BJT path as shown in Fig. 2-6 (b). Hence, the insertion of SCR can't improve the ESD robustness for SCR-nLDMOS\_B. Fig. 3-23 shows the SEM images of pLDMOS which suffers a -0.5kV HBM ESD stress. The contact spike is located at the drain P<sup>+</sup> region. The leakage of N-well/P-sun junction increases due to the contact spike. The contact spike of SCR-pLDMOS\_A is located at the drain N<sup>+</sup> region while the contacts of drain P<sup>+</sup> region are intact, as illustrated in Fig. 3-24. It proves that the ESD current path is SCR path for SCR-pLDMOS\_A. In addition, the contact spike of SCR-pLDMOS\_B is located at the drain P<sup>+</sup> region while the contacts of drain P<sup>+</sup> region are intact, as illustrated in Fig. 3-24. It proves that the ESD current path is SCR path for SCR-pLDMOS\_A. In addition, the contact spike of SCR-pLDMOS\_B is located at the drain P<sup>+</sup> region while the contacts of drain N<sup>+</sup> region are intact, as illustrated in Fig. 3-25. It gives the evidence that the triggering of SCR is failed for SCR-pLDMOS\_B and the ESD current path is parasitic BJT path as shown in Fig. 2-6 (d). The supposition which is made in 3.3.1 is verified by the evidence of the SEM images.

![](_page_56_Figure_1.jpeg)

**Fig. 3-19.** SEM images of typical nLDMOS which suffers from a 0.5-kV HBM ESD stress.

![](_page_57_Figure_0.jpeg)

**Fig. 3-20.** SEM images of typical circular\_nLDMOS which suffers from a 0.5-kV HBM ESD stress.

![](_page_57_Figure_2.jpeg)

**Fig. 3-21.** SEM images of typical SCR-nLDMOS\_A which suffers from a 6-kV HBM ESD stress.

![](_page_58_Figure_0.jpeg)

**Fig. 3-23.** SEM images of typical pLDMOS which suffers from a -0.5-kV HBM ESD stress.

![](_page_59_Figure_0.jpeg)

**Fig. 3-25.** SEM images of typical SCR-pLDMOS\_B which suffers from a -0.5-kV HBM ESD stress.

#### 3.3.3 The influence of layout parameters on ESD robustness

The investigation of layout parameters can be sorted into three parts. The part one is focused on the HV DMOS which fails while entering the snapback region. Secondly, the part two discusses the SCR-LDMOS\_A which exhibits excellent failure current. The ineffectual layout parameters are discussed in the end.

Fig. 3-26 shows the failure current with different channel width (W). The  $I_{t2}$  of nLDMOS is proportional to channel width for W < 80  $\mu$ m. For W > 80  $\mu$ m, the  $I_{t2}$  gradually diminishes as a result of non-uniform turn-on effect. Similarly, the  $I_{t2}$  increases with increasing channel width for pLDMOS, as illustrated in Fig. 3-27.

The drift length (D) shown in Fig. 2-1(a) has considerable effect on  $I_{t2}$  for nLDMOS and circular\_nLDMOS. The longer drift length, the higher energy the triggering of parasitic BJT needs. The energy is equal to the product of  $V_{DS}$ ,  $I_{DS}$ , and pulse width of TLP. Hence, the  $I_{t2}$  increases with increasing drift length under the condition of approximately the same  $V_{DS}$  and fixed pulse width of TLP, as illustrated in Fig. 3-28.

The contact spike occurs at drain both for nLDMOS and pLDMOS; hence, the parameter at drain is critical to the ESD performance. The parameter "Y" represents the width of N+ drain for nLDMOS and P+ drain for pLDMOS, as illustrated in Fig. 2-1. The cross-sectional area of ESD current is enlarged by increasing Y; hence, it needs much more ESD current to cause contact spike at drain. As a result, the contact-spike-induced junction leakage occurs at higher ESD current when Y is increased. As illustrated in Fig. 3-29 and Fig. 3-30, I<sub>t2</sub> is proportional to Y.

Fig. 3-31(a) shows the parasitic current path and resistor in SCR-nLDMOS\_A. Failure analysis demonstrates that the main ESD current path is SCR path and the contact spike occurs at drain  $P^+$  region; hence, the parameter Y has great influence on ESD performance. It needs much more ESD current to cause contact spike at drain when the cross-sectional area of ESD current is enlarged by increasing Y.  $I_{t2}$  increases with increasing Y, as illustrated in Fig. 3.32. Furthermore, the wider  $T_d$  results in higher parasitic resistor (R). Taking the ESD current path of SCR and BJT<sub>,NPN</sub> into account, the ESD current prone to flow through SCR path due to the higher R. In other words, the portion of ESD current through BJT<sub>,NPN</sub> path which exhibits poor ESD performance decreased and the portion of ESD current through SCR path which exhibit excellent ESD performance increases with wider  $T_d$ . Consequently,  $I_{t2}$  is proportional to  $T_d$ , as illustrated in Fig. 3-33. The parameter  $T_s$  doesn't affect the parasitic current path and resistor, so  $T_s$  is ineffectual in improving ESD robustness.

Fig. 3-31(b) shows the parasitic current path and resistor in SCR-pLDMOS\_A. Because the contact spike occurs at drain N<sup>+</sup> region, the parasitic current path which is related to drain P<sup>+</sup> region is neglect. Taking the ESD current path of SCR and BJT<sub>.NPN</sub> into account. The resistor (**R**) is higher with wider T<sub>s</sub>, so the ESD current prone to flow through SCR path. In other words, the portion of ESD current through BJT<sub>.NPN</sub> path which exhibits poor ESD performance decreased and the portion of ESD current through SCR path which exhibit excellent ESD performance increases with wider T<sub>d</sub>. Consequently, I<sub>t2</sub> is proportional to T<sub>s</sub>, as illustrated in Fig. 3-34. The parameter T<sub>d</sub> doesn't affect the parasitic current path and resistor, so T<sub>d</sub> is ineffectual in improving ESD robustness in SCR-pLDMOS\_A.

Table 3.5 lists some ineffectual layout parameters for ESD level. The definitions of layout parameters are shown in Fig. 2-1, Fig. 2-3, and Fig. 2-6. The variation of ESD level is small; therefore, it is suggested that this parameters are ineffective to improve the ESD robustness.

![](_page_62_Figure_0.jpeg)

Fig. 3-26. The failure current under different channel width (W) for nLDMOS.

![](_page_62_Figure_2.jpeg)

Fig. 3-27. The failure current under different channel width (W) for pLDMOS.

![](_page_63_Figure_0.jpeg)

Fig. 3-28. The failure current under different Drift length (D) for nLDMOS.

![](_page_63_Figure_2.jpeg)

Fig. 3-29. The failure current under different Y for nLDMOS.

![](_page_64_Figure_0.jpeg)

(a)

![](_page_65_Figure_0.jpeg)

Fig. 3-32. The failure current under different Y for SCR-nLDMOS\_A.

![](_page_66_Figure_0.jpeg)

**Fig. 3-33.** The failure current under different spacing between the  $N^+$  and  $P^+$  at drain region (T<sub>d</sub>) for SCR-nLDMOS\_A.

![](_page_66_Figure_2.jpeg)

**Fig. 3-34.** The failure current under different spacing between the  $N^+$  and  $P^+$  at source region (T<sub>s</sub>) for SCR-pLDMOS\_B.

#### **TABLE 3.5**

| Fixed Parameters                       | Split Parameters   | I <sub>t2</sub>   |  |
|--|--|---|--|
| (μ <b>m</b> )                          | (μ <b>m</b> )  | ( <b>A</b> )  |  |
| W = 40, D = 12,                        | $L = 2 \sim 4, e = -2 \sim 5,$   | 0.013 ~ 0.019   |  |
| <b>x</b> = 6                           | s = 0.5 ~ 1  |   |  |
| R = 23, D = 12                         | $L = 2 \sim 4, x = 2 \sim 8$   | 0.016 ~ 0.018   |  |
| W = 40, D = 12,                        | $T_{s} = 0 \sim 4.05,$   | 6.5 ~ 6.8   |  |
| $T_d = 4.05, z = 3$                    | s = 0.43 ~ 1.5   |   |  |
| W = 40, D = 12,                        | $T_{d} = 0 \sim 4.05,$   | 0.006 0.008   |  |
| s = 1, z = 3                           | $T_s = 0 \sim 4.05$  | 0.006 ~ 0.008   |  |
| $W = 40, D = 12, T_s = 0$              | $T_d = 0 \sim 4.05,$<br>s = 1 ~ 3  | 2.1 ~ 2.3   |  |
| W = 40, d = 12,<br>189<br>s = 1, z = 1 | $T_d = 0 \sim 4.05,$<br>$T_s = 0 \sim 4.05$  | 0.035 ~ 0.056   |  |
|  | Fixed Parameters<br>( $\mu$ m)<br>W = 40, D = 12,<br>x = 6<br>R = 23, D = 12<br>W = 40, D = 12,<br>T_d = 4.05, z = 3<br>W = 40, D = 12,<br>s = 1, z = 3<br>W = 40, D = 12,<br>s = 1, z = 1<br>W = 40, d = 12,<br>189<br>s = 1, z = 1 | Fixed ParametersSplit Parameters $(\mu m)$ $(\mu m)$ $W = 40, D = 12,$ $L = 2 \sim 4, e = -2 \sim 5,$ $x = 6$ $s = 0.5 \sim 1$ $R = 23, D = 12$ $L = 2 \sim 4, x = 2 \sim 8$ $W = 40, D = 12,$ $T_s = 0 \sim 4.05,$ $T_d = 4.05, z = 3$ $s = 0.43 \sim 1.5$ $W = 40, D = 12,$ $T_d = 0 \sim 4.05,$ $s = 1, z = 3$ $T_s = 0 \sim 4.05,$ $W = 40, D = 12, T_s = 0$ $T_d = 0 \sim 4.05,$ $W = 40, d = 12, T_s = 0$ $T_d = 0 \sim 4.05,$ $w = 40, d = 12, T_s = 0$ $T_d = 0 \sim 4.05,$ $s = 1, z = 1$ $T_s = 0 \sim 4.05,$ |  |

The ineffectual layout parameters for ESD robustness.

### 3.3.4 Summary

The failure analysis demonstrates that SCR-LDMOS\_B acts as LDMOS while entering the high current region; consequently, the insertion of SCR is ineffective to improve ESD robustness for SCR-LDMOS\_B. On the contrary, SCR-LDMOS\_A exhibits excellent ESD robustness. The arrangement of placing embedded SCR significantly affects the ESD robustness.

For nLDMOS,  $I_{t2}$  per unit width (W) gradually diminishes with increasing W as a result of non-uniform turn-on effect.  $I_{t2}$  increases with increasing drift length (D) and parameter Y. The parameter Y and the spacing between N<sup>+</sup> and P<sup>+</sup> at drain region  $(T_d)$  are critical for SCR-nLDMOS\_A. Hence, the I<sub>t2</sub> increases with increasing Y and T<sub>d</sub> for SCR-nLDMOS\_A. The I<sub>t2</sub> increases with increasing T<sub>s</sub> for SCR-pLDMOS\_A. Moreover, some ineffectual layout parameters listed in Table 3.5 has no influence on ESD level. Hence, it is suggested that this parameters are ineffective in improving the ESD robustness.

![](_page_68_Picture_1.jpeg)

# Investigation on Safe Operating Area (SOA) and Experimental Results

# 4.1 Introduction to SOA

Many applications require power devices to operate under the condition of high voltage and high current simultaneously, so it is important to quantify the ability to withstand the high power. The SOA defines the operating limits without damaging the IC products. The "SOA" is the abbreviation of "Safe Operating Area", that is, power devices can operate and switch safely inside this area. Furthermore, the SOA is classified according to the duration of high power. If the duration of high power is long enough to generate the energy as heat, the device is destroyed due to the heat instead of instantaneously electrical power.

## 4.1.1 Classification of SOA

The high-voltage devices have various applications such as display driver integrated circuits, power supplies, power management and automotive electronics. The bias condition is different among the applications of high-voltage devices. To take account of all possible bias conditions, SOA is roughly sorted into forward bias SOA (FBSOA) and reversed bias SOA (RBSOA) [8]. FBSOA analyzes the on-state devices and RBSOA studies the off-state devices. The FBSOA specification takes the form illustrated by the sketch in Fig. 4-1. The FBSOA is the region inside the connection of the six points A, B, C, D, E and F.

![](_page_70_Figure_0.jpeg)

[8]:

(1) Line of AB'

The on-resistance which is limited by the current capability. Increasing the slope of line AB' with decreasing the on-resistance can obtain the better SOA.

(2) Line of BC

 $I_{ds,\ max}$  is the maximum allowable drain current of on-state. The bonding wires between the device and the package terminals will melt as the  $I_{ds}$  continuously exceed the  $I_{ds,\ max}$ .

(3) Line of B'D

The maximum average power dissipation curve which can be expressed as  $I_{ds}*V_{ds} = P_{Dmax}$  (at  $T_C = T_{C0}$ ), where  $T_C$  is the transistor-case (package) temperature and  $P_{Dmax}$  is the maximum average power dissipation [28]. It is mainly determined by the heat-sinking capability of the packaged device. Fig. 4-2 shows the typical  $P_{Dmax}$ versus  $T_C$  curve, where  $\theta_{JC}$  is the thermal resistance between junction and transistor case. The power dissipation is allowed to temporarily exceed the curve; however, the average power dissipation can't above the curve. The curve shifts to satisfy the equation  $I_{ds}*V_{ds} = P_{Dmax}$  (at  $T_C$ ) for the transistor-case temperature  $T_C$  is larger than  $T_{C0}$ .

![](_page_71_Figure_1.jpeg)

Fig. 4-2. Maximum allowable power dissipation versus device-case temperature [28].

(4) Line of DE [8] [9] [29]

The curve of electrical SOA (eSOA). This is the locus of the trigger points which are measured by TLP system under fix TLP pulse width and different gate bias. Fig. 4-3 and Fig. 4-4 respectively demonstrate the measured circuit and the typical eSOA measured by 100-ns TLP system. The device under test is typical nLDMOS. The parasitical BJT of transistor turns on and enters the snapback region if the operating
point is temporarily above the curve. The mechanism of generating hot carrier and turning on the parasitical BJT of transistor is impact ionization for eSOA [29]. The high electrical field in the depletion region accelerates the carriers. The carriers get sufficient kinetic energy and transfer it into potential energy. The abundant electron-hole pairs make the junction breakdown and turn on the parasitical BJT. The critical condition of turning on the parasitical BJT is  $V_{BE} = I_{BE} * R_{BE} > V_{BE,ON} \sim 0.7 V$ .

Fig. 4-5 demonstrates the eSOA measured by the 200-ns TLP system. The 200-ns eSOA is narrower than 100-ns eSOA. The energy which a device can withstand is constant. In addition, the energy of TLP pulse is equal to the product of  $V_{DS}$ ,  $I_{DS}$ , and the pulse width of TLP. Hence, the eSOA boundary degrades with increasing pulse width of TLP, as illustrated in Fig. 4-6.

Latch up occurs when  $V_{hold} < V_{DD}$ , where  $V_{hold}$  is the holding voltage. Besides, the high-voltage devices usually suffer permanent damage when they just enter the snapback region. In conclusion, the eSOA is the limit of normal operation.



Fig. 4-3. The test circuit of eSOA.



**Fig. 4-4.** The I-V characteristics measured by 100-ns TLP system. The 100-ns eSOA boundary is shown in orange color and circular symbol.



**Fig. 4-5.** The I-V characteristics measured by 200-ns TLP system. The 200-ns eSOA boundary is shown in orange color and circular symbol.



Fig. 4-6. The comparison of eSOA with different pulse width of TLP.

(5) Line of EF

The maximum operating voltage ( $V_{ds,max}$ ) is generally determined by eSOA with zero gate bias,  $V_{ds,max} = V_{t1}$  ( $V_{gs} = 0$  V). The transistor will enter the snapback region and be damaged if the operating point is instantaneously above  $V_{ds,max}$ .

FBSOA is decided by the factors such as manufacture, material, package and device structure. The emphasis of FBSOA is eSOA in this thesis. On the other hand, RBSOA is the allowed operation range when the device is off but forced to conduct current. The information of RBSOA is important for the applications such as flyback convertor. The voltage and current of transistor are simultaneously high during the inductive switch which can result in catastrophic damage. The unclamped inductive switch (UIS) [30] [31] which is the most popular test method of RBSOA is established to estimate the capability to sustain the stress of inductive switch. The detailed information is discussed in the following chapter.

#### **4.1.2** Characteristic of Unclamped Inductive Switch (UIS)

Fig. 4-7 demonstrates the test circuit of UIS and Fig. 4-8 shows the typical waveform of UIS. The DUT in Fig. 4-8 is typical nLDMOS. The voltage pulse which amplitude is equal 5 V ( $V_{GS}$ ) is applied to gate pad through  $R_{gs}$ . The  $R_{gs}$  protects the gate oxide from direct damage which results from voltage pulse of  $V_{GS}$ . The voltage pulse width of  $V_{GS}$  is named as  $T_p$  and the inductive current is named as  $I_{switch}$ , as illustrated in Fig. 4-7 and Fig. 4-8. The waveform can be divided by nodes of  $t_1$ ,  $t_2$ , and  $t_3$ . The voltage pulse ( $V_{GS}$ ) is applied to gate pad through  $R_{gs}$  during the period of time between  $t_1$  and  $t_2$ . The DUT is turned on and the drain current ( $I_{ds}$ ) is equal to the  $I_{switch}$ . Moreover, the  $I_{switch}$  increases with time according to the equation (4.1) when the DUT is on. The  $I_{switch}$  reaches its maximum as shown in equation (4.2). Besides, the DUT is at the linear region where the drain voltage is proportional to drain current. Consequently, the drain voltage slightly increases with increasing drain current during the time period between  $t_1$  and  $t_2$ .

$$I_{ds}(t') = I_{switch}(t') = \frac{1}{L_{ext}} \int_{t_1}^{t'} V_{cc} dt$$
(4.1)

$$I_{ds,max} = I_{switch,max} = I_{switch}(t_2) = \frac{V_{cc} \bullet T_p}{L_{ext}}$$
(4.2)

The I<sub>switch</sub> degrades when the voltage pulse is removed. The inductive current gradually decreases with time according to the equation (4.3). The channel of DUT is off but forced to conduct the inductive current; hence, the DUT is compelled in a state of avalanche breakdown. In consequence, the drain voltage ( $V_{ds}$ ) reaches a maximum ( $V_{ds,max}$ ). The drain voltage and drain current of DUT are simultaneously high during the period of time between  $t_2$  and  $t_3$ . Equation (4.4) shows the total energy that the

DUT withstands during the inductive switch. The energy may results in catastrophic damage. To quantify the ability to withstand the avalanche energy during the inductive switch, it is defined that the maximum allowable UIS  $I_{switch,max}$  is the inductive current when the DUT reach is maximum allowable  $E_{AS}$ .

$$I_{ds}(t') = I_{switch}(t_2) + \frac{1}{L_{ext}} \int_{t_2}^{t'} (V_{cc} - V_{ds}) dt$$
(4.3)

$$E_{AS} = \int_{t_2}^{t_3} (V_{ds} \bullet I_{ds}) dt$$
 (4.4)

The inductive current is equal to 0 A at time of  $t_3$ . Hence, drain voltage is restored to  $V_{cc}$  after time of  $t_3$ . Fig. 4-9 shows the circuit trajectory of UIS. The definition time of  $t_1$ ,  $t_2$ , and  $t_3$  are identical to that in Fig. 4-8. The drain current increases with time during the period of time between  $t_1$  and  $t_2$ . The DUT is at linear region; as a result, the drain voltage slightly increases with increasing  $I_{ds}$ . The drain current and drain voltage reach their maximum ( $I_{switch,max}$  and  $V_{ds,max}$ ) at  $t_2$ . In Fig. 4-9 (a), the drain current and drain voltage degrade with time during the period of time between  $t_2$  and  $t_3$ . The drain current is equal to 0 A and the drain voltage is return to  $V_{cc}$  at  $t_3$ . If the unstable state is over the boundary of eSOA as illustrated in Fig. 4-9 (b), the DUT will enter the snapback region and the drain current will increase until the DUT is failed. Hence, it is important to ensure that operates the DUT inside the boundary of eSOA.

The aim of following test is to verify the equation (4.2). Fig. 4-10 shows the waveform of inductive current with different power supply ( $V_{cc}$ ). The fixed parameters are  $T_p$  and  $L_{ext}$ . Hence, the  $I_{switch,max}$  is proportional to  $V_{cc}$  as illustrated in Fig. 4-11.

Fig. 4-12 demonstrates the waveform of inductive current with different pulse

width  $(T_p)$ . The fixed parameters are  $V_{cc}$  and  $L_{ext}$ . The slope of current waveform during the period time between  $t_1$  and  $t_2$  is equal to a constant, as shown in equation (4.5). Accordingly,  $I_{switch,max}$  is proportional to  $T_p$  as illustrated in Fig. 4-13.

$$Slope = \frac{V_{cc}}{L_{ext}} = c \tag{4.5}$$

where c is a constant for fixed  $V_{CC}$  and  $L_{ext}$ . Fig. 4-14 demonstrates the waveform of inductive current with different inductive impedance ( $L_{ext}$ ). The fixed parameters are  $T_p$  and  $L_{ext}$ . According to equation (4.2),  $I_{switch,max}$  is reciprocal to  $L_{ext}$  as illustrated in Fig. 4-15. Moreover, the DUT is failed when the inductive impedance is equal to 1 mH. Fig. 4-16 shows the waveform with  $L_{ext} = 1$  mH. The unstable state is outside the boundary of eSOA as shown in Fig. 4-9 (b) for  $L_{ext} = 1$  mH. Hence, the drain current increases until the DUT is failed. The DUT is short and the drain voltage is equal to 0 V in the end.



Fig. 4-7. The test circuit of unclamped inductive switch [30].



**Fig. 4-9.** The circuit trajectory of unclamped inductive switch. The unstable state is (a) inside and (b) outside the boundary of eSOA.



Fig. 4-10. The waveform of inductive current with different power supply  $(V_{cc})$ .



Fig. 4-11. The inductive current with different power supply (V<sub>cc</sub>).



Fig. 4-12. The waveform of inductive current with different pulse width  $(T_p)$ .



Fig. 4-13. The inductive current with different pulse width (T<sub>p</sub>).



Fig. 4-15. The inductive current with different inductive impedance (L<sub>ext</sub>).



The energy stored in the inductor totally transfers into the DUT during the UIS stress. The maximum energy that the DUT can withstand during the UIS stress is constant. Moreover, the energy stored in the inductor is proportional to  $L_{ext}$  as shown in equation (4.6).

$$Energy = \frac{I_{switch,max}^{2} \bullet L_{ext}}{2}$$
(4.6)

Hence, the max. allowable UIS  $I_{switch,max}$  is reciprocal to the  $L_{ext}$ , as shown in Fig. 4-17.

Fig. 4-18 and Fig. 4-19 respectively show the waveform of drain voltage and

drain current with different gate bias.

To investigate the influence of gate bias on the UIS characteristic, the UIS tests with different amplitude of gate voltage pulse. For the amplitude of gate voltage pulse is larger than 1.5 V, the  $I_{ds}$  increases with time. User can adjust the parameters of  $T_{p}$ ,  $V_{cc}$ , and  $L_{ext}$  to get the proper operating current. For the amplitude of gate voltage pulse is smaller than 1.5 V, the Ids is limited by the DMOS channel current. Hence, it can't reach normal operating current at real application.

To take the accuracy of Iswitch into account, the UIS tests as illustrated in Fig. 4-20 and Fig. 4-21 is repeated with different sample whose device structure and layout parameters are the same. Table 4-1 lists the corresponding values of UIS  $I_{switch,max}$  and  $V_{ds,max}$  in Fig. 4-21 and Fig. 4-21. The standard deviation of UIS  $I_{switch,max}$  is slight. The standard deviation of  $V_{ds,max}$  is 6.4 V.



Fig. 4-17. The maximum allowable UIS  $I_{switch,max}$  with different inductive impedance  $(L_{ext})$ .



**Fig. 4-18.** The waveform of drain voltage  $(V_{ds})$  with different gate bias  $(V_{gs})$  during



Fig. 4-19. The waveform of drain current  $(I_{ds})$  with different gate bias  $(V_{gs})$  during UIS stress.



Fig. 4-20. The waveform of drain voltage  $(V_{ds})$  with different samples whose device structure and layout parameters are the same during UIS stress.



Fig. 4-21. The waveform of drain current  $(I_{ds})$  with different samples whose device structure and layout parameters are the same during UIS stress.

#### TABLE 4.1

|                    | UIS I <sub>switch,max</sub> (mA) | V <sub>ds,max</sub> (V) |
|--------------------|----------------------------------|-------------------------|
| Sample 1           | 8.8                              | 204                     |
| Sample 2           | 8.8                              | 192                     |
| Sample 3           | 8.6                              | 194                     |
| Average            | 8.7                              | 197                     |
| Standard deviation | 0.1                              | 6.4                     |

The UIS tests with different sample

### **4.2 Experimental Results of SOA**

The measured method and the detailed mechanism of SOA are discussed in 4.1. The following experiment of SOA includes eSOA and UIS with typical n-type HV DMOS as listed in Table 2.1.

#### 4.2.1 electrical SOA

Fig. 4-22 shows the boundary of 100-ns eSOA with different device structures. The drain current is normalized to the channel width; hence, the comparison is reasonable. The 100-ns eSOA of nLDMOS is the greatest; on the contrary, the 100-ns eSOA of circular\_nLDMOS is the worst. It is due to the crowded heat effect. The device area of circular\_nLDMOS is the smallest; as a result, the heat is hard to be dispersed for circular\_nLDMOS. The triggering of embedded SCR is failed for SCR-nLDMOS\_B, so the eSOA of SCR-nLDMOS\_B is similar with that of nLDMOS. In addition, the serious degradation of eSOA is observed in Fig. 4-22 for SCR-nLDMOS\_A. In other words, the insertion of SCR effectively improves ESD robustness while worsening the eSOA performance.



Fig. 4-22. The 100-ns eSOA with different device structure.

## 4.2.2 Unclamped Inductive Switch

Fig. 4-23 demonstrates the UIS waveform with different device structure. The waveform shows the maximum energy that the DUT can withstand. In other words, the DUT is suffered from the permanent damage with longer pulse width ( $T_p$ ) under the condition of  $V_{cc} = 100$  V,  $L_{ext} = 10$  mH,  $R_{gs} = 15 \Omega$ . Table 4.2 lists the maximum allowable UIS  $I_{switch,max}$  and the trigger current which is measured by the 100-ns TLP system. The maximum allowable UIS  $I_{switch,max}$  is slightly smaller than the trigger current. If the  $I_{switch,max}$  is larger than the  $I_{t1}$ , the unstable state is over the boundary of eSOA as illustrated in Fig. 4-9 (b) and results in catastrophic damage. In consequence, the  $I_{t1}$  is critical parameter for performance of UIS. Circular\_nLDMOS exhibits the greatest UIS level; on the contrary, the ability to withstand the UIS stress is the worst for SCR-nLDMOS\_B.

896



**Fig. 4-23.** The UIS waveform of typical (a) nLDMOS, (b) circular\_nLDMOS, (c) SCR-nLDMOS\_A, and (d) SCR-nLDMOS\_B.

### TABLE 4.2

The comparison between It1 and max. allowable UIS Iswitch,max

| Device structure | <b>I</b> <sub>t1</sub> (mA) | Max. allowable UIS<br>I <sub>switch,max</sub> (mA) |
|------------------|-----------------------------|--|
| nLDMOS           | 14.9                        | 14.2   |
| Circular_nLDMOS  | 16.5                        | 15.2   |
| SCR-nLDMOS_A     | 10.1                        | 9.4  |
| SCR-nLDMOS_B     | 7.9                         | 6.4  |

# Discussion

## 5.1 The Trade-off Between ESD and SOA

Among the various reliability specifications, ESD and SOA are important issues for HV transistors. Table 5.1 lists the performance of ESD, eSOA, and UIS for typical n-type HV DMOS. It shows that the embedded SCR can efficiently improve ESD robustness for SCR-nLDMOS\_A. Nevertheless, the severe eSOA degradation and the poor UIS level are observed. Hence, the insertion of SCR to HV DMOS is not a win-win solution for ESD and SOA. The methods to enlarge the boundary of eSOA and improve the ability of withstanding the UIS stress without paying for the poor ESD robustness are discussed in 5.2.

The performance of ESD, eSOA, and UIS for n-type typical DMOS

TABLE 5.1

| Type<br>Ranking       | ESD             | eSOA            | UIS             |
|-----------------------|-----------------|-----------------|-----------------|
| 1 <sup>st</sup> place | SCR-nLDMOS_A    | nLDMOS          | Circular_nLDMOS |
| 2 <sup>nd</sup> place | Circular_nLDMOS | SCR-nLDMOS_B    | nLDMOS          |
| 3 <sup>rd</sup> place | nLDMOS          | SCR-nLDMOS_A    | SCR-nLDMOS_A    |
| 4 <sup>th</sup> place | SCR-nLDMOS_B    | Circular_nLDMOS | SCR-nLDMOS_B    |

### **5.2 Methods to Improve SOA**

The trade-off between ESD and SOA is observed in traditional HV DMOS and the HV DMOS with embedded SCR. There are three methods to overcome the dilemma. The methods of improving SOA without paying for the poor ESD level includes circuit solution [1], process solution [2] [3], and layout solution [3] [4]. First of all, the circuit solution is the clamped inductive switch (CIS). It improves the ability to withstand the UIS stress. Secondly, an additional implantation is applied to alter the equivalent  $R_{BE}$  of parasitic BJT. The higher  $R_{BE}$  is, the higher trigger current is. As a result, the improvement of eSOA and UIS is achieved. In the end, a novel layout style is proposed in [3] to improve eSOA of nDMOS with embedded SCR which exhibits excellent ESD robustness.

# 5.2.1 Circuit Solution to improve UIS [1]

The DUT is forced to conduct the inductive current when it is off during the UIS stress. The diode is added to bypass the I<sub>switch</sub> when DUT is off, as illustrated in Fig. 5-1. The drain current is clamped to 0 A, so the circuit is named as clamped inductive switch (CIS). Fig. 5-2 shows the diagram of waveform during the UIS stress. The avalanche breakdown voltage of diode is named as  $BV_Z$ . The  $BV_Z$  is larger than  $V_{CC}$ ; hence, the diode is off and the waveform of UIS is identical to that of CIS until t<sub>2</sub>. The voltage pulse of gate ( $V_{GS}$ ) is removed and the DUT is off at t<sub>2</sub>. The diode bypasses the I<sub>switch</sub>; therefore, the drain current is clamped to 0 A and the drain voltage is immediately clamped  $V_{cc}$  at t<sub>2</sub>. Fig. 5-3 shows the waveform of UIS and CIS. The SCR-nLDMOS\_A exhibits poor UIS level. However, the dramatically improvement is observed in waveform of CIS. The maximum allowable I<sub>swtich,max</sub> of CIS is almost three times larger than that of UIS.

The CIS tests with different number of diode are done for the purpose of further knowing the influence of diode on the ability to withstand the CIS stress. Fig. 5-4 shows the test circuit of UIS with different number of diode. The corresponding waveform of drain current is identical to each other, as illustrated in Fig. 5-5. It clarify that the number of diode is ineffectual to improve the CIS level.



Fig. 5-1. The test circuit of clamped inductive switch [1].



Fig. 5-2. The diagram of waveform during the CIS stress.



Fig. 5-3. The waveform of (a) UIS and (b) CIS.



Fig. 5-4. The test circuit of UIS with (a) one diode, (b) two diodes, and (c) three

diodes.



**Fig. 5-5.** The waveform of drain current with different number of diode during the CIS stress.

### 5.2.2 Process Solution to improve eSOA [2] [3]

Fig. 5-6 shows the cross-sectional view of nLDMOS with buried body which is arranged beneath the n+ source region. The current path of parasitic BJT is shown in blue line with arrow. The equivalent resistance of parasitic BJT between base and emitter ( $R_{BE}$ ) is equal to the resistance of p-type region. The doping concentration of buried body is larger than that of p body; hence, the  $R_{BE}$  is reduced as a result of buried body. In addition, the  $V_{BE}$  has to larger than  $V_{BE,ON}$  (usually equal to 0.7 V) to turn on parasitic BJT. The lower  $R_{BE}$  is, the higher trigger current is. In other words, the triggering of parasitic BJT is harder and the boundary of eSOA is widened. Fig. 5-7 shows the experimental results of eSOA with and without buried body. The data demonstrates that the buried body can improve eSOA. The buried body can theoretically enhance the ability to withstand the UIS stress due to the increased trigger current.





**Fig. 5-6.** The cross-sectional view of nLDMOS with buried body which is shown in red rectangle [2].



Fig. 5-7. The 100-ns eSOA with and without buried body [2].



### 5.2.3 Layout Solution to improve eSOA [3] [4]

Fig. 5-8 shows the novel layout style of nLDMOS. The polygate is bent according to the shape of hexagon, so the layout style is named as polybending. The void inside the hexagon is filled with  $P^+$ , and it is named as  $P^+$  slots. The  $P^+$  slots are short to ground pad through the internal metal. The avalanche current path is from drain to source region. The  $P^+$  slots can shunt the avalanche-generated holes to ground during the TLP stress as illustrated in Fig. 5-8 (a). Hence, it needs more avalanche-generated holes to trigger the parasitic BJT. In other words, the trigger current is increased. As the polygate arrangement is applied to the nLDMOS with embedded SCR, the ESD robustness and the boundary of eSOA will simultaneously improved. It is a win-win solution for the reliability issues of ESD and SOA.



**(a)** 



**Fig. 5-8.** (a) The cross-sectional view along A-A' line and (b) the layout top view of the nLDMOS with the polybending layout arrangement [3].

# **Conclusions and Future Work**

## **6.1 Conclusions**

The new proposed structures for HV LDMOS in a 0.5- $\mu$ m 100-V BCD SOI technology have been presented. Measurements include the I<sub>DS</sub>-V<sub>DS</sub> characteristics and avalanche breakdown voltage are measured by curve tracer; trigger voltage, trigger current, failed current, and 100-ns eSOA are measured by the 100-ns TLP; HBM and MM levels are measured by ESD simulator with model ets910. The experimental results show that the insertion of SCR increases ESD performances of HV LDMOS but degrades eSOA and the capability of withstanding the UIS stress.

To minimize the junction curvature effect as mentioned in chapter 2, the layout styles of HV LDMOS are in circular and elliptic shape. Furthermore, the experimental data illustrates that the avalanche breakdown voltage increases with increasing radius of metallurgical junction.

The insertion of SCR to LDMOS is not always effective in improving the ESD robustness. The ESD robustness of SCR-LDMOS\_B in which the equivalent SCR path is located at center of drain region is poor; on the contrary, the ESD robustness of SCR-LDMOS\_A in which the equivalent SCR path is located at side of drain region is excellent. Consequently, the arrangement of placing embedded SCR significantly affects the ability to withstand the ESD stress.

The influence of various layout parameters on ESD robustness has been presented. For nLDMOS,  $I_{t2}$  per unit width (W) gradually diminishes with increasing W as a result of non-uniform turn-on effect.

The contact spike occurs at drain both for nLDMOS and pLDMOS; hence, the parameter Y at drain is critical to the ESD performance. The cross-sectional area of ESD current is enlarged by increasing Y; hence, it needs much more ESD current to cause contact spike at drain. As a result, the contact-spike-induced junction leakage occurs at higher ESD current when Y is increased. Consequently,  $I_{t2}$  is proportional to Y both for nLDMOS and pLDMOS.

For SCR-nLDMOS\_A, the main ESD current path is SCR path and the contact spike occurs at drain P<sup>+</sup> region. It needs much more ESD current to cause contact spike at drain when the cross-sectional area of ESD current is enlarged by increasing Y; hence,  $I_{t2}$  increases with increasing Y. Furthermore, we take the ESD current path of SCR and BJT<sub>,NPN</sub> into account to investigate the influence of spacing between N+ and P+ at drain region (T<sub>d</sub>) on ESD robustness. The ESD current prone to flow through SCR path due to the higher R which arose from wider T<sub>d</sub>. The SCR exhibits excellent ESD performance while the BJT exhibit poor ESD robustness. Consequently,  $I_{t2}$  is proportional to T<sub>d</sub> due to the increment of SCR ESD current and the reduction of BJT ESD current. The parameter T<sub>s</sub> doesn't affect the parasitic current path and resistor, so T<sub>s</sub> is ineffectual in improving ESD robustness of SCR-nLDMOS\_A.

For SCR-pLDMOS\_A, the main parasitic ESD current path is SCR and BJT<sub>,NPN</sub>. Similarly, the ESD current prone to flow through SCR path due to the higher R which arose from wider  $T_s$ . As a result,  $I_{t2}$  is proportional to  $T_s$  due to the increment of SCR ESD current and the reduction of BJT ESD current. The parameter  $T_d$  doesn't affect the parasitic current path and resistor, so  $T_d$  is ineffectual in improving ESD robustness of SCR-pLDMOS\_A.

The  $I_{t2}$  is approximately equal to  $I_{t1}$  for LDMOS without embedded SCR; as a result,  $I_{t2}$  increases with increasing D. Moreover, some ineffectual layout parameters listed in Table 3.5 has no influence on ESD level. Hence, it is suggested that this

parameters are ineffective in improving the ESD robustness.

Though LDMOS with embedded SCR exhibits excellent ESD robustness, it suffers from a severe degradation of electrical SOA and a poor ability to withstand the unclamped inductive switch (UIS) stress. There are three feasible ways to improve SOA without paying for the poor ESD robustness.

(1) Clamped inductive switch [1]

The DUT is forced to conduct the inductive current ( $I_{switch}$ ) when it is off during the UIS stress. The  $V_{DS}$  and  $I_{DS}$  are simultaneously high; hence, a destructive energy  $E_{AS}$  causes catastrophic damage in DUT. To bypass the  $I_{switch}$ , UIS circuit is incorporated with a diode. Experimental result shows that it can improve the maximum allowable  $I_{swtich,max}$  by three times.

(2) Doping concentration under the source region is light [2] [3]

The doping concentration of the additional implantation (buried body) is higher than original doping concentration; hence, the  $R_{BE}$  is reduced. With buried body, it needs higher trigger current to turn on the parasitic BJT. In other words, the action of snapback is harder, so it successfully widens the eSOA of LDMOS.

(3) Novel layout arrangement: polybending [3] [4]

The polygate is bent to insert  $P^+$  slots. Such layout style is named as polybending. The  $P^+$  slots can shunt the avalanche-generated holes to ground during the TLP stress; hence, it needs more avalanche-generated holes to trigger the parasitic BJT. In other words, the trigger current is increased. Consequently, an improvement of eSOA can be achieved by polybending.

Therefore, the suppression of triggering parasitic BJT or SCR by increasing the trigger current is a win-win solution for ESD and SOA.

### 6.2 Future Work

The LDMOS is functional in circular and elliptic layout style. Hence, the deeper investigation on the LDMOS is feasible. For LDMOS in circular layout style, the multiple DMOS in waffle type and the insertion of SCR are worth to try. For LDMOS in elliptic layout style, the multiple finger layout arrangement is challenging.

It is discovered that a LDMOS has better ability to withstand the UIS stress when it has a higher trigger current. Engineering the trigger current of LDMOS accordingly can be a direction of future UIS studies.



# REFERENCES

- [1] D. Grant and J. Gower, *POWER MOSFET: Theory and Application*. New York: Wiley, 1989.
- [2] P. Hower, J. Lin, S. Pwndharkar, B. Hu, J. Arch, J. Smith, and T. Efland, "A rugged LDMOS for LBC5 technology," in *Proc. Int. Symp. Power Semicond. Devices and ICs*, 2005, pp. 327-330.
- [3] W.-Y. Chen and M.-D. Ker, "Improving safe operating area of an nLDMOS array with an embedded silicon controlled rectifier for ESD protection in a 24-V BCD process," *IEEE Trans. Electron Devices, in press*, 2011.
- [4] W.-Y. Chen and M.-D. Ker, "New layout arrangement to improve ESD robustness of large-array high-voltage nLDMOS," *IEEE Electron Device Lett.*, vol. 31, no. 2, pp. 159-161, Feb. 2010.
- [5] X. Luo, Z. Li, B. Zhang, D. Fu, Z. Zhan, K. Chen, S. Hu, Z. Zhang, Z. Feng, and B. Yan, "Realization of high voltage (> 700 V) in new SOI devices with a compound buried layer," *IEEE Electron Device Lett.*, vol. 29, no. 12, pp. 1395-1397, Nov. 2008.
- [6] M. Saggio, V. Raineri, R. Letor, and F. Frisina, "Innovative localized lifetime control in high-speed IGBT's," *IEEE Electron Device Lett.*, vol. 18, no. 7, pp. 333-335, Jul. 1997.
- [7] P. M. Shenoy, A. Bhalla, and G. Dolny, "Analysis of the effect of charge imbalance on the static and dynamic characteristics of the super junction MOSFET," in *Proc. Power Semicond. Devices and ICs*, 1999, pp. 99-102.
- [8] J. Webster, *Reliability Issues Of Power Devices*, Wiley Encyclopedia of Electrical and Electronics Engineering, 2007.
- [9] P. Moens and G. Bosch, "Reliability assessment of integrated power transistors: lateral DMOS versus vertical DMOS," *Microelectron. Reliab.*, vol. 48, no. 8-9,

pp. 1300-1305, Jun. 2008.

- [10] R. Zhu, V. Khemka, and A. Bose, "Engineering RESURF LDMOSFETs for robust SOA, ESD protection and energy capability," in *Proc. Power Semicond. Devices and ICs*, 2007, pp. 185-188.
- [11] M. Mergens, M. Mayerhofer, J. Willemen, and M. Stecher, "ESD protection considerations in advanced high-voltage technologies for automotive," in *Proc. EOS/ESD Symp.*, 2006, pp. 54-64.
- [12] S. Sze and G. Gibbons, "Effect of junction curvature on breakdown voltage in semiconductors," *Solid State Electron.*, vol. 9, no. 12, pp. 831-845, Sep. 1966.
- [13] S. Ghandhi, Semiconductor Power Devices, New York: Wiley, 1977.
- [14] J. He, X. Zhang, R. Huang, and Y. Wang, "Equivalent junction transformation: a semi-empirical analytical method for predicting the breakdown characteristics of cylindrical- and spherical-abrupt P-N junctions," *Solid State Electron.*, vol. 44, no. 12, pp. 2171–2176, Dec. 2000.
- [15] P. Wessels, M. Swanenberg, H. Zwol, B. Krabbenborg, H. Boezen, M. Berkhout, and A. Grakist, "Advanced BCD thchnology for automotive, audio and power applications," *Solid State Electron.*, vol. 51, no. 2, pp. 195-211, Feb. 2007.
- [16] A. Ludikhuize, "A review of RESURF technology," in *Proc. Power Semicond. Devices and ICs*, 2000, pp. 11-18.
- [17] A. Grove, O. Leistiko, and W. Hooper, "Effect of surface fields on the breakdown voltage of planar silicon p-n junctions," *IEEE Trans. Electron Devices*, vol. 14, no. 3, pp. 157-162, Mar. 1967.
- [18] F. Conti and M. Conti, "Surface breakdown in silicon planar diodes equipped with field plate," *Solid State Electron.*, vol. 15, no. 1, pp. 93-105, Jan. 1972.
- [19] E. Arnold, H. Pein, and S. Herko, "Comparison of self-heating effects in bulk-silicon and SOI high-voltage devices," in *IEDM Tech. Dig.*, 1994, pp. 831-816.

- [20] B. Streetman and S. Banerjee, *Solid State Electronic Devices*, 6 ed., Prentice Hall, 2005.
- [21] *Electrostatic discharge (ESD) sensitivity testing human body model (HBM)*, EIA/JEDEC Standard Test Method A114-B, 2000.
- [22] Electrostatic discharge (ESD) sensitivity testing machine model (MM), EIA/JEDEC Standard Test Method A115-A, 1997.
- [23] Field-induced charged-device model test method for electrostatic discharge withstand thresholds of microelectronic components, EIA/JEDEC Standard Test Method C101-A, 2000.
- [24] J. Barth, K. Verhaege, L. Henry, and J. Richner, "TLP calibration, correlation, standards, and new techniques," in *Proc. EOS/ESD Symp.*, 2000, pp. 85-96.

- [25] W.-Y. Chen, M.-D. Ker, Y.-J. Huang, Y.-N. Jou, and G.-L. Lin, "Measurement on snapback holding voltage of high-voltage LDMOS for latch-up consideration," in *Proc. of 2008 IEEE Asia-Pacific Conference on Circuits and Systems*, 2008, pp. 61-64.
- [26] ESD test standard for electrostatic discharge sensitivity testing: human body model (HBM) -component level, ESD Association, ESD STM5.1, 2001.

896

- [27] ESD test standard for electrostatic discharge sensitivity testing: machine model (MM) -component level, ESD Association, ESD STM5.2, 1999.
- [28] A. Sedra and K. Smith, *Microelectronic Circuits*, 5 ed., Oxford Univ Pr, 2007.
- [29] P. Hower, "Safe operating area a new frontier in Ldmos design," in *Proc. Power Semicond. Devices and ICs*, 2002, pp. 1-8.
- [30] Single Pulse Unclamped Inductive Switching (UIS) Avalanche Test Method, JEDEC Standard JESD24-5, 2002.
- [31] J. Steighers and J. Yuan, "The effect of SOA enhancement on device ruggedness under UIS for the LDMOSFET," *IEEE Trans. Device Mater. Rel.*, vol. 11, no. 2, pp. 254-262, Jun. 2011.

# VITA

- 姓 名:黄筱晴
- 學 歷:

台北市立中山女子高級中學 (91年9月~94年6月)
國立清華大學工程與系統科學系 (94年9月~98年6月)
國立交通大學電子研究所碩士班 (98年9月~100年7月)

| 研究所修習課程:         |       |
|------------------|-------|
| 積體電路之靜電放電防護設計特論  | 柯明道教授 |
| 半導體物理及元件(一) 1896 | 汪大暉教授 |
| 積體電路技術(一)        | 張國明教授 |
| 積體電路技術 (二)       | 林鴻志教授 |
| 固態物理             | 顏順通教授 |
| 數值半導體元件模式        | 李義明教授 |
| 精密儀器概論(一)        | 陳衛國教授 |
| 材料分析             | 鄭晃忠教授 |

永久地址:新北市汐止區民族五街二十二號一樓

Email: <u>m9811517.ee98g@nctu.edu.tw</u>

### m9811517@alab.ee.nctu.edu.tw