國 立 交 通 大 學 電信工程研究所

碩士論文

使用開放式精簡指令集處理器 應用於即時偵測失神性癲癇動物模型之軟硬體共同實現 Software-hardware Co-implementation for Real-time Epileptic Seizure Detection Using OpenRISC Processor Core on Absence Animal Models

> 研究生:張舜婷 指導教授:闕河鳴

中華民國一百年十二月



使用開放式精簡指令集處理器

應用於即時偵測失神性癲癇動物模型之軟硬體共同實現 Software-hardware Co-implementation for Real-time Epileptic Seizure Detection Using OpenRISC Processor Core on Absence Animal Models

研究生:張舜婷 指導教授:闕河鳴 Student: Shun-Ting Chang Advisor: Herming Chiueh



Submitted to Institute of Communications Engineering College of Electrical and Computer Science National Chiao Tung University in Partial Fulfillment of the Requirements for the Degree of Master of Science

in

Communication Engineering

December 2011 Hsinchu, Taiwan

中華民國一百年十二月

使用開放式精簡指令集處理器

應用於即時偵測失神性癲癇動物模型之軟硬體共同實現

研究生:張舜婷

指導教授:闕河鳴

國立交通大學

電信工程研究所

碩士論文

摘要

癲癇是一種最常見的神經系統失調疾病之一,全球有 1%的人罹患癲癇,25%的癲 癇病患無法完全被治癒。在過去幾年,開迴路的癲癇控制器已經被提出,如迷走神經刺 激和腦深部刺激,但連續性或間歇性的電刺激會導致高功率消耗以及神經細胞損害的可 能性。相反的,近年來閉迴路的硬體和生理訊號處理器已經被提出。但這些研究中,在 癲癇發作5秒後才會偵測到癲癇或者是沒有提及偵測時間。此外,大部分的研究通常是 利用片段的腦電圖驗證癲癇演算法,無法全然地證實演算法的健全性。因此,在過去我 們提出一套無線可攜式即時癲癇偵測與抑制系統,並使用連續性的腦電圖長時間偵測癲 癇。

在本篇論文中,改進上述所提出的即時癲癇偵測閉迴路系統的決定參數方式,提出 一個快速決定參數方法,使這些參數最適合每個老鼠的模型。這個快速決定參數方法比 先前決定參數的方法快了 416×10⁶ 倍,同時也可達到 92-99%的高偵測率以及可以在 0.63-0.79 秒偵測到癲癇。此外,使用精簡指令集的技術實現一個低功耗的生理訊號處理 器,將偵測癲癇演算法實現在生理訊號處理器上可達到即時處理生理訊號以及只消耗 6 mW。與先前提出的系統比較,可以降低 93.8%的功率消耗。本篇所提出的癲癇偵測器 可應用於即時偵測系統中,以及在未來可以與類比前端電路和後端刺激器整合成一個積 體化的閉迴路偵測系統。

i

Software-hardware Co-implementation for Real-time Epileptic Seizure Detection Using OpenRISC Processor Core on Absence

Animal Models

Student: Shun-Ting Chang

Advisor: Herming Chiueh

SoC Design Lab, Institute of Communications Engineering,

College of Electrical and Computer Science, National Chiao Tung University,

Hsinchu 30010, Taiwan

Abstract

Epilepsy is one of the most common neurological disorders. Approximately 1% of people in the world suffer from epilepsy, and 25% of epilepsy patients cannot be healed by today's available treatments. In past years, open-loop seizure controllers have been proposed, such us vagus nerve stimulation and deep brain stimulation devices; however, the device drives a stimulator continuously or intermittently that causes high power consumption and the likelihood of neuronal damage. In contrast, the closed-loop implementation of hardware prototypes or biomedical signal processors has been proposed recently. Nevertheless, the average of seizure detection delay is either longer than 5 seconds or often not mentioned in these works, and it is insufficient to validate the robustness of detection algorithm. Moreover, most of studies often use the discontinuous electroencephalogram (EEG) signal fragments to validate seizure detection algorithm. As a result, a portable wireless online closed-loop seizure controller in freely moving rats was proposed, which validated seizure detection algorithm by using continuous online EEG signals.

In this thesis, the fast parameter determination method, which determines a fitting model for each rat, is proposed to improve our previous work. The proposed parameter determination method is 416×10^6 times faster than our previous work, and it can attain the same detection accuracy (92-99%) and detection delay (0.63-0.79 s). Additionally, a low-power biomedical signal processor which bases on reduced instruction set computer (RISC) technology consumes only 6 mW for real-time epileptic seizure detection algorithm. Compared with our previous prototype, the measurement results show that the implemented processor can reduce 93.8% power consumption. The developed seizure detector can be applied to monitor the online EEG signals and integrate with analog front-end circuitries and an electrical stimulator to perform a closed-loop seizure controller in the future.



Acknowledgements

經過了兩年半,終於實現了生日願望。這兩年半,曾經很茫然,不知道要做什麼, 要休學要放棄的念頭出現過好幾百回,最後還是膽小地不敢放棄。到如今可以拿到碩士 學位,首先,我要感謝我的老師闕河鳴,您讓我學習到思考要有邏輯,做事情要有效率 以及口語表達的能力,讓我在可以進入社會前,可以有一個紮實的訓練。

緊接著,我要感謝燦杰學長,不管在我修課以及研究中給予我不少幫助,感謝學長 時常抽空跟我討論問題以及指點我研究的方式。還有筱筑學姐常常幫助我們解決行政的 流程和常常載我們出去玩。再來,我要感謝剛進實驗室時,學長們的經驗傳承,讓我可 以提早適應研究生活。以及,我要感謝我的同學鄭綺,常常一起奮戰到半夜,半夜鬼吼 鬼叫,同甘共苦,同進同退,雖已同年同月同日生、同年同月同日同高中畢業,一定也 要同年同月同日同研究所畢業。以及我另一個同學文仲常常跟我討論研究上的問題,分 享生活上的芝麻小事。還有實驗室學弟妹們餅乾、俐燉、俊達、嘉倫和蔡頭,常常一起 跟腦袋不靈光的學姐腦力激盪,還有口試時的鼎力相助,真是讓我太感動了。還要謝謝 研究所的同學們維盈無論是學術上和生活上,都給予我極大的幫助。以及修 ICLAB 認 識的恰克,有著一同寫作業的革命情感,總是有聊不完的話,說不完的天。還要謝謝在 南部的丸子,三天兩頭聽我打電話哭訴,總是告訴我這樣就放棄也太弱了,聽完這句話 就會超不服氣地反駁他,我才不是那樣的人。

最後要感謝我的家人,告訴我進來交大就是來學習的,不是來混一張紙畢業的,不 會就要學,不懂就要問,讓我能繼續堅持下去,謝謝他們。

舜婷

Contents

摘要	•••••	i
Abstract		ii
Acknowle	edgeme	entsiv
Contents.		
List of Ta	bles	vii
List of Fig	gures	viii
Chapter	1 Ir	ntroduction1
1.1	Moti	vation1
1.2	Stud	y Objective
1.3	Thes	is Organization
Chapter	2 E	EG Data Acquisition5
2.1	Abse	ence Seizure
2.2	Gene	eral Animal Preparation
2.3	Cont	inuous EEG Recording7
Chapter	3 S	ystem Architecture
3.1	Clos	ed-Loop Epileptic Seizure Control System
3.2	Gene	eral Purpose Processor
	3.2.1	Enhanced 8051 Microcontroller9
	3.2.2	OpenRISC Processor
Chapter	4 E	pileptic Seizure Detection Algorithm 11
4.1	Feat	are Extraction
	4.1.1	Complexity Analysis
	4.1.2	Spectral Analysis

4.2	Clas	sifier
4.3	EEG	Data for Training and Testing
	4.3.1	Training Phase
	4.3.2	Testing Phase
Chapter	•5 D	esign and Implementation34
5.1	The	Low-Power Biomedical Signal Processor
5.2	Firm	ware Implementation
	5.2.1	Data Acquisition
	5.2.2	Seizure Detection
	5.2.3	Stimulation Pulse Generation
Chapter	·6 E	valuation
6.1	Real	-Time Seizure Detection
6.2	Seiz	ure Detection Accuracy
6.3	Pow	er Consumption Comparison
Chapter	·7 C	onclusion and Future Work
7.1	Cond	clusion
7.2	Futu	re Work
Publicati	ions	
Referenc	e	

List of Tables

Table 5.1	Summary of the proposed low-power BSP	36
Table 6.1	Observed SWD duration and two selected frequency bands	47
Table 6.2	Accuracy and false detection of the epileptic seizure detection algorithm	48
Table 6.3	Performance of two parameter determination methods	48
Table 6.4	Comparison of epileptic seizure detectors.	49



List of Figures

Fig. 1.1	A diagram of (a) periodic stimulation, (b) responsive stimulation (other groups),
	and (c) responsive stimulation (our group)
Fig. 2.1	EEG examples during the wakefulness (WK), spike-wave discharge (SWD),
	slow-wave sleep (SWS), and movement artifact7
Fig. 3.1	Closed-loop epileptic seizure control system
Fig. 3.2	Closed-loop epileptic seizure control system based on enhanced 8051
	microcontroller
Fig. 4.1	Overall procedure in closed-loop seizure detection system
Fig. 4.2	Window size and window shift are applied to feature extraction
Fig. 4.3	Data size of EEG signals for CM calculation16
Fig. 4.4	Computation of the S ¹ value
Fig. 4.5	Computation of the S^2 value
Fig. 4.6	Complexity measurement in four behavioral states17
Fig. 4.7	Spectral analysis in four behavioral states
Fig. 4.8	Using correlations analysis identifies spectral indexes (Band1 and Band2) 19
Fig. 4.9	Result of correlation analysis
Fig. 4.10	Data size of EEG signals for FFT calculation
Fig. 4.11	64-point radix-4 FFT decimation-in-time algorithm23
Fig. 4.12	An example of LLS classifier's input <i>X</i>
Fig. 4.13	Procedure of training phase
Fig. 4.14	Feature extraction and LLS classifier training
Fig. 4.15	The flowchart of seizure determination
Fig. 4.16	(a) Original search for 4-threshold, (b) Proposed search for 4-threshold29

Fig. 4.17	Flowchart of fast parameter determination method
Fig. 4.18	(a) Original data, (b) Determine T1, (c) Determine TH _{SWS} , (d) Determine T2 and
	TL _{SWS}
Fig. 4.19	Procedure of testing phase
Fig. 4.20	Flowchart of on-line seizure detection algorithm
Fig. 5.1	(a) Block diagram of OR1200 processor, (b) Block diagram of the proposed
	low-power BSP
Fig. 5.2	The (a) chip layout and (b) die photo of the implemented low-power BSP
Fig. 5.3	Flowchart of (a) data acquisition, (b) seizure detection, and (c) stimulation pulse
	generation
Fig. 5.4	(a) The proposed timing diagram, (b) Original timing diagram
Fig. 5.5	Original data flow
Fig. 5.6	The proposed data flow
Fig. 6.1	Functional block diagram of experiment setup
Fig. 6.2	The testing board of the proposed low-power BSP with FPGA-based evaluation
	platform
Fig. 6.3	Function verification flow44
Fig. 6.4	Timing diagram of the seizure detection firmware45
Fig. 6.5	EEG data and the seizure events detection by proposed BSP. (a) SWD in WK state,
	(b) SWD in SWS state, (c) false detection in SWS state46
Fig. 6.6	EEG containing multiple absence seizure SWDs and detected seizure events by
	proposed low-power BSP
Fig. 7.1	Closed-loop seizure controller using FPGA51

Chapter 1 Introduction

Epilepsy is one of the most common neurological disorders. Approximately 1% of people in the world suffer from epilepsy, and 25% of epilepsy patients cannot be healed by today's available treatments [1, 2]. If seizures cannot be well controlled, the patients experience major limitations in family, social, educational, and vocational activities.

1.1 Motivation

Recently, numerous alternative techniques have been proposed, such us vagus nerve and deep brain stimulation devices [1, 2]. Most of the devices utilize open-loop controller to suppress the seizure. However, an open-loop controller drives a stimulator continuously or intermittently that causes high power consumption and the likelihood of neuronal damage. In contract, a closed-loop device combines a stimulator and seizure detector. Recently, one closed-loop epilepsy control system developed by NeuroPace called Responsive Neurostimulator (RNS[®]) System is in U.S. FDA clinical trials [2]. A closed-loop device can increase stimulus efficacy and reduce tissue damage over the long term. A closed-loop seizure controller drives a stimulator when a closed-loop device detects the seizure [2-4]. Despite additional hardware, a closed-loop device can increase stimulus efficacy and reduce tissue damage over the long term. As a result, compared with open-loop devices, closed-loop devices is more effective and attractive. In general, a robust on-line seizure detection method, which can drive antiepileptic device to suppress the seizure as early as possible when a seizure happens, is required for the development of a closed-loop seizure controller.

Recently, the implementation of hardware prototypes and biomedical signal processors has been proposed [5-19]. Among these projects, wavelet analysis, spectral analysis, entropy analysis, and variance analysis are applied to detect seizure events. Some closed-loop seizure controllers utilized analog to extract seizure features so epileptic seizure detection accuracy was high [15, 18]. Some seizure detection algorithm relied on powerful processing platform keeping real-time seizure detection and high detection accuracy [9-11, 13, 17]. However, the average response time for seizure detection is either longer than 5 seconds or often not mentioned in these works. Moreover, most of studies often use the discontinuous electroencephalogram (EEG) signal fragments to validate seizure detection algorithm; nevertheless, it is deficient in validating the robustness of detection algorithm. As a result, a portable wireless online closed-loop seizure controller in freely moving rats was proposed [20-23], which validated seizure detection algorithm by using continuous online EEG signals. Furthermore, the detection delay is shorter than 1 second. To summarize, an open-loop seizure controller with periodic stimulation is inaccurate and inefficient as shown in Fig. 1.1 (a). A : 213 closed-loop seizure controller with responsive stimulation which is proposed by other groups as mentioned above is more accurate and efficient; however, the detection delay is longer than 5 seconds as shown in Fig. 1.1 (b). Fig. 1.1 (c) shows that a closed-loop seizure controller with responsive stimulation is proposed by our group. When a seizure occurs, the responsive stimulator starts to suppress the seizure, and the detection delay is shorter than 1 second.



1.2 Study Objective

In our previous work, using implied approximate entropy and 64-point fast Fourier transform, which contained large portion of digital processing, increased detection rate. In order to decrease complex calculation and hardware area, a liner least squares (LLS) was classifier in this project. Furthermore, it was observed that most of false detections occurred in slow-wave sleep (SWS) state, so adaptive thresholds were utilized to switch the threshold of the LLS for decreasing false detection rate. However, adaptive thresholds were obtained by using exhaustive key search in training phase; as a result, this method wasted a lot of time on training phase. In addition, implementation based on 8051-like microcontroller [24] consumed more than 117mW to perform the real-time seizure detection.

In this study, it is proposed that using the mean and standard deviation of EEG training data searches adaptive thresholds rapidly. The new parameter determination method is faster than our previous work, and it can attain same performance. Moreover, the seizure detection algorithm in previous work is implemented in a RISC-like processor to suppress seizures. The flexibility, simplicity, and fixed instruction format of RISC [25] is feasible implementation with high processing performance. Although more complicate hardware architecture is used to realize real-time seizure detection, the RISC-like processor does not run algorithm at full speed in processing biomedical signals. As a result, a slower clock rate is applied to reduce the power and energy consumption of the proposed system. The continuous EEG signals of four Long-Evens rats are applied to the proposed biomedical signal processor. The results show the embedded processor is robustly processing 24 hours long-term and uninterrupted EEG sequence. In the future, the development of proposed processor will integrate analog front-end and antiepileptic circuitries into system-on-a-chip design for neural prosthesis applications.

1.3 Thesis Organization

The content of this thesis is organized as follows. Chapter 1 introduces the motivation and objective of this work. Chapter 2 describes the preparation of animal models and recorded EEG training data. In Chapter 3, the system architecture of proposed biomedical signal processor is described. Chapter 4 presents the epileptic seizure detection algorithm and the proposed parameter determination method. Chapter 5 demonstrates the hardware and firmware implementation. In Chapter 6, the evaluation procedure and measurement results are presented. Finally the conclusion and future work are made in Chapter 7.

Chapter 2 EEG Data Acquisition

In this thesis, we use EEG signals of absence animal models to validate our seizure detection algorithm. As a result, first, we introduce what absence seizure is, how we prepare general animals, and how we define four state of continuous EEG recording.

2.1 Absence Seizure

Absence seizures are one of several kinds of seizures. These seizures are sometimes referred to as petit mal seizures. People may appear to be staring into space blankly. These periods last for seconds, or even tens of seconds. Sometimes, those experiencing absence seizures move from one location to another without any purpose. In normal circumstances thalamo-cortical oscillations maintain normal consciousness of an individual. However, in abnormal circumstances the normal pattern may be disrupted; as a result, people are led to an episode of absence [26].

The spike-wave discharge (SWD) is the archetype electroencephalographic characteristic of non-convulsive epilepsy. SWDs can be found in various types of absence epilepsy, including childhood absence epilepsy, juvenile absence epilepsy, juvenile myoclonic epilepsy, myoclonic absence epilepsy, eyelid myoclonia with absence epilepsy, and generalized tonic-clonic seizures in some patients.

Nowadays, genetic rodent models, such as GAERS and WAG/Rij rats, are most commonly used for studying new antiepileptic drugs, basic mechanisms of seizures and seizure related neurophysiological and neurochemical activities and processes. The frequency of the discharges in genetic rodent strains is 7-10 Hz [27, 28].

2.2 General Animal Preparation

Adult Long-Evans rats with spontaneous spike-and-wave discharge (SWD) are used in the thesis. There are two seizure types of Long-Evans rats in previous work, including absence seizures and pentylenetetrazol (PTZ) induced seizures. The genetic defect of Long-Evans rats causes spontaneous SWD. The EEG characteristic of spontaneous SWD is much closer to epileptic patients' EEG than PTZ induced SWD in the clinical aspect.

In this thesis, Long-Evans rats were 4-6 months old, and their weight was 500-700 grams. The rats were placed in a room under a 12:12-hour light-dark cycle with food and water provided ad libitum. All surgical and experimental procedures were reviewed and approved by the Institutional Animal Care and Use Committee of the National Cheng Kung University. The rats were anesthetized with sodium pentobarbital (50 mg/kg, i.p.). Subsequently, it was placed in a standard stereotaxic apparatus. Screw electrodes were bilaterally implanted over the area of the frontal barrel cortex (anterior 2.0 mm, lateral 2.0 mm with regard to the bregma). A four-microwire bundle, which was made of Teflon-insulated stainless steel microwires (#7079, A-M Systems), was used to stimulate the right-side zona incerta (ZI) (posterior 4.0 mm, lateral 2.5 mm, and depth 6.7-7.2 mm). A ground electrode was implanted 2 mm caudal to the lambda. Dental cement was applied to fasten the connection socket to the surface of the skull. Following suturing to complete the surgery, animals were given antibiotics and housed individually in cages for recovery.

Two weeks after the surgery, each animal was placed in the recording environment at least two times (1 hour/day) prior to testing to allow rats to habituate to the experimental apparatus. In this procedure, about 90% of Long-Evans rats showed spontaneous SWD, which were used for continuous EEG recording. Continuous EEG recording from 5 hours to 24 hours (contained one circadian cycle) were recorded and analyzed to assess our seizure detector in this thesis.

2.3 Continuous EEG Recording

In order to validate the robust of seizure detection algorithm, EEG recording must be continuous and uninterrupted for monitoring and analyzing. Fig. 2.1 shows an example of EEG recording corresponding to various behavioral states, including wakefulness (WK), spike-wave discharge (SWD), slow-wave sleep (SWS), and movement artifact in continuous recording of Long-Evans rats.

In this thesis, two essential processing phases of EEG data were performed in Long-Evans, including a training phase and a testing phase. In the training phase, continuous EEG data of each rat were recorded for feature extraction without enabling electrical stimulation. Then, marking recorded EEG data corresponds to seizures (SWD) and non-seizures (WK, SWS, and artifact) by specialist. After four states (SWD, WK, SWS, and artifact) of EEG data were used to train the seizure program off-line, the parameters of a seizure detection model were determined. In the testing phase, after applying the especial parameters to each rat, we proceeding to on-line closed-loop seizure detection. The details of training and testing methods describe in Chapter 4.

WK production of the second se



Fig. 2.1 EEG examples during the wakefulness (WK), spike-wave discharge (SWD), slow-wave sleep (SWS), and movement artifact.

Chapter 3 System Architecture

This chapter describes system architecture of closed-loop epileptic seizure control system. The detail of epileptic seizure controller is also introduced. In previous work, a seizure controller has been implemented based on an enhanced 8051 microcontroller. In this thesis, in order to achieve high performance, the seizure controller is implemented by OpenRISC processor.

3.1 Closed-Loop Epileptic Seizure Control System

The closed-loop epileptic seizure control system is composed of three modules: 1) an analog front end (AFE); 2) a biomedical signal processor; and 3) a stimulator. The functional block diagram of the closed-loop epileptic seizure control system is illustrated in Fig. 3.1. The AFE transforms EEG signals into digitized EEG signals. The BSP processes digitized EEG signals. When the BSP detects seizures, it generates enable signals to stimulator. Then, the stimulator generates electric current to suppress seizures.



Fig. 3.1 Closed-loop epileptic seizure control system

In this thesis, the seizure detection scheme is based on a large proportion of digital signal processing. Much technology have the high capability of processing digital signals, such as field-programmable gate array (FPGA), DSP, application-specific integrated circuit (ASIC), and RISC processor. Modern high-density FPGA can incorporate embedded processor with custom hardware accelerator to attain high performance; nonetheless, it consumes high static power (tens of milliwatts to hundreds of milliwatts) because of its advanced fabrication technology. ASIC is an integrated circuit, which is highly specialized for particular scenarios or applications. This solution is highly optimized in terms of area, power, and speed to perform its designated task, but it is lack of flexibility. DSP also has high processing capability, but it consumes power consumption highly because of other dedicated hardware accelerators which are not required in our algorithm. Hence, a general purpose processor is chosen in this research.

3.2 General Purpose Processor

3.2.1 Enhanced 8051 Microcontroller

In our previous work [20-23], a seizure controller has been implemented based on an enhanced 8051 microcontroller in freely moving rats. The seizure controller was comprised of a signal conditioning circuit, a microcontroller, and a stimulator. As shown in Fig. 3.2, a closed-loop seizure controller was carried by an experimental subject, and a host computer monitored spontaneous brain activities, which were communicated based on a wireless ZigBee protocol. The EEG signals were amplified and band-pass filtered by the signal conditioning block. Based on a single-channel, 200-Hz sampling rate, and 10-bit ADC resolution, the microcontroller and the signal conditioning circuit consumed 117.66 mW. The power consumption of biomedical implementation is significant for implantable devices.



Fig. 3.2 Closed-loop epileptic seizure control system based on

enhanced 8051 microcontroller.

3.2.2 OpenRISC Processor

Modern 32-bit RISC processors deliver better energy efficiency than traditional 8-bit microcontrollers. Therefore, a powerful 32-bit processor which is OpenRISC 1200 (OR1200) [29] is modified and implemented for real-time and low-power epileptic seizure detection. In addition, it provides over one dhrystone 2.1 MIPS (DMIPS) per MHz and one DSP MAC 32×32 operations per MHz, and the speed of OpenRISC 1200 is up to 10 times faster than an enhanced 8051 microprocessor's (about 0.1 DMIPS/MHz [30], [31]). In biomedical application, energy efficiency is an important characteristic of biomedical implant, so how low power and energy is the central concern in this work. Our experimental results show the energy per seizure event determination is about 1.15 mJ for OpenRISC and 18.8 mJ for enhanced 8051 microprocessor. The details of evaluation results are described in Chapter 6. The characteristic of OpenRISC is energy efficiency and flexibility; as a result, it can be applied to not only epileptic seizure detection but also other biomedical applications.

Chapter 4 Epileptic Seizure Detection Algorithm

This chapter describes the overall procedure and the seizure detection algorithm [32, 33] in our closed-loop epileptic seizure control system. Briefly speaking, two essential stages of EEG signal processing are performed in Long-Evans rats in this thesis as illustrated in Fig. 4.1. The overall procedure consists of the off-line training phase and the on-line testing phase.

In training phase, continuous EEG signals of each rat are recorded for marking and training. After recorded, EEG signals which correspond to seizures (SWD) and non-seizures (WK, SWS, and artifact) are marked by specialist. The marked events as mentioned above are used to extract complexity measurement (CM) and fast Fourier transform (FFT) values, train linear least square (LLS) classifier and search the finest thresholds (T1 for WK, T2 for SWS, TL_{SWS}, and TH_{SWS}) in our closed-loop seizure control system.

In testing phase, while the parameters of a seizure detection model, which include 4-coefficient of LLS classifier and 4-threshold of seizure determination, are determined, the parameters are downloaded to our processor. Finally, on-line seizure detection testing is performed in OpenRISC.

The following are the details of feature extraction and classifier. Moreover, the details of proposed training flow and testing flow are also described in 4.3.



Fig. 4.1 Overall procedure in closed-loop seizure detection system.

4.1 Feature Extraction

Fig. 4.2 shows that 64 points of EEG data are packed with 32 points overlap from previous 64 points of EEG data. In this thesis, combining chaotic and frequency domain analysis can attain high detection accuracy and low computational cost. Complexity analysis such as entropy can distinguish between WK and SWD [34]. The frequency bands of power changes correlate closely with SWD. Spectral analysis can perform as the complementary features of entropy to reduce false detection during SWS or movement artifact.



Fig. 4.2 Window size and window shift are applied to feature extraction.

896

4.1.1 Complexity Analysis

The EEG signals of a seizure are more ordered than those in normal state; as a result, entropy has been used to analyze and detect the seizure. In order to reduce computational cost, simplified entropy which is approximate entropy (ApEn) has been proposed for real-time processing [34]. The value of the ApEn is determined as shown in the following.

 Give an N-point time-series of data, which is formed the same space in time. X is represented to be

$$X = \left\lceil x(1), x(2), \dots, x(N) \right\rceil \tag{1}$$

2) Let x(i) be a subsequence of X; that is,

$$\mathbf{x}(i) = [x(i), x(i+1), \dots, x(i+m-1)], \text{ for } 1 \le i \le N - m + 1$$
(2)

where m is the number of samples used for the comparison.

Define d[x(i), x(j)], which is the maximum difference of the relative elements in vectors x(i) and x(j) as follows:

$$d\left[\mathbf{x}(i), \mathbf{x}(j)\right] = \max\left[\left|x(i+k) - x(j+k)\right|\right], \text{ for } k = 0, 1, \dots, (m-1)$$
(3)

4) $C_i^m(r)$ and $C_i^{m+1}(r)$ is calculated below:

$$C_{i}^{m}(r) = \frac{\sum_{i=1}^{N-m+1} \omega_{j}}{N-m+1}$$
(4)

and

$$C_{i}^{m+1}(r) = \frac{\sum_{i=1}^{N-m+1} \omega_{i}}{N-m+1}$$
(5)

where

5) We define $\Phi^{m}(r)$ and $\Phi^{m+1}(r)$ as follows: $\Phi^{m}(r) = -\frac{1}{i-1} \ln(C_{i}^{m}(r)) \qquad (7)$

and

$$\Phi^{m+1}(r) = \frac{\sum_{i=1}^{N-m+1} \ln(C_i^{m+1}(r))}{N-m+1}$$
(8)

6) ApEn(m, r, N) is calculated in the following way:

$$\operatorname{ApEn}(m,r,N) = \Phi^{m}(r) - \Phi^{m+1}(r)$$
(9)

$$=\frac{\sum_{i=1}^{N-m+1}\ln(C_i^m(r))}{N-m+1}-\frac{\sum_{i=1}^{N-m+1}\ln(C_i^{m+1}(r))}{N-m+1}$$
(10)

$$=\frac{1}{N-m+1}\left[\sum_{i=1}^{N-m+1}\ln\left(C_{i}^{m}\left(r\right)\right)-\sum_{i=1}^{N-m+1}\ln\left(C_{i}^{m+1}\left(r\right)\right)\right]$$
(11)

$$=\frac{1}{N-m+1}\left[\sum_{i=1}^{N-m+1}\ln\left(\frac{C_{i}^{m}(r)}{C_{i}^{m+1}(r)}\right)\right]$$
(12)

In order to reduce computational complexity, we modify Eq. (12) by eliminating logarithmic calculation. As a result, we define complexity measurement (CM) as follows:

$$\mathbf{C}\mathbf{M}^m = \frac{S^{m+1}}{S^m} \tag{13}$$

where

$$S^{m} = \frac{\sum_{i=1}^{N-m+1} C_{i}^{m}(r)}{N-m+1}$$
(14)

and

 $S^{m} = \frac{i=1}{N-m+1}$ $S^{m+1} = \frac{\sum_{i=1}^{N-m+1} C_{i}^{m+1}(r)}{N-m+1}$ (15)

In this thesis, the setting of parameters is m=1, N=16, and r which differs from one another. The calculation of CM in this work is schematically represented below. First, the 64-point of EEG data is divided into 4-vector for computing CM as shown in Fig. 4.3. Second, to take an example from X(1), we calculate ω_j of each square in Fig. 4.4 and Fig. 4.5. Third, each ω_j is summed up in the S^1 in Fig. 4.4, and S^2 is calculate in the same way in Fig. 4.5. Fourth, using Eq. (13) compute the sub-CM of each vector. Finally, we sum up sub-CM into CM, and the results are depicted in four states as shown in Fig. 4.6. As a result, it is observed that CM can quantify the regularity or complexity of a time series of signals. Because periodic signal components of seizures reduce complexity levels, CM is utilized to analyze the complexity of EEG signals. However, SWS and artifact also show rhythmic patterns, so discrimination ability of CM is reduced. Therefore, to improve the performance of epileptic seizure detection, it is required to combine complementary features to CM analysis. Spectral analysis is recruited for this purpose.



Fig. 4.4 Computation of the S^1 value.



Fig. 4.6 Complexity measurement in four behavioral states.

4.1.2 Spectral Analysis

In this thesis, short-term Fourier transform is used to analyze spectral power distribution. It is observed that enormous power of the absence seizure is at the fundamental frequency (Band1 at 7-9 Hz) and at the second harmonic (Band2 at 14-18 Hz) as seen in Fig. 4.7. SWS state contains delta rhythms (Band0) as well as some oscillations at higher frequencies. Artifact state has high power at low and some high frequency bands. Therefore, EEG band powers are combined with CM to improve the performance of epileptic seizure detection.



Fig. 4.7 Spectral analysis in four behavioral states.

The 64-point fast Fourier transform (FFT) is used to calculate the power of two frequency bands (Band1 and Band2) of spontaneous brain waves because of its well-established implementation in various microprocessors. Fig. 4.7 displays the highest correlations between the power of two frequency bands (Band1 and Band2) and SWDs; therefore, Band1 and Band2 are selected as spectral indexes. To determine spectral indexes to extract an SWD feature adequately, a seizure event (denominated as "1") is correlated with

the power of several specific frequency bands by using Pearson's product-moment correlation coefficient. Fig. 4.8 shows that using correlation analysis between seizure event and a specific frequency band identifies effective spectral indexes for seizure detection.



Fig. 4.8 Using correlations analysis identifies spectral indexes (Band1 and Band2).

The flowchart of the correlation analysis is shown in Fig. 4.8. Consider there are k SWD segments. SP(t,f) is the spectrogram at time t in frequency f.

1) Define the spectral indexes X_k to be

$$X_{k} = \begin{bmatrix} \vdots \\ x_{k}(m) \\ \vdots \end{bmatrix}$$
(16)

where

$$x_{k}(m) = \left[\operatorname{SP}_{k}(1,m), \operatorname{SP}_{k}(2,m), \dots, \operatorname{SP}_{k}(T,m) \right]$$
(17)

 $x_k(m)$ is the spectral index which is the spectrogram in frequency *m*.

2) Define the seizure index

$$y_{k} = \left[\phi_{k}\left(1\right), \phi_{k}\left(2\right), \dots, \phi_{k}\left(T\right)\right]$$

$$(18)$$

where

$$\phi_k(t) = \begin{cases} 1, \text{ if the state is SWD in time } t \\ 0, & \text{else} \end{cases}$$
(19)

3) The correlation coefficient $Corr_k(m)$ of the seizure index y_k and the spectral index x_k is

$$Corr_{k}(m) = \frac{\sum \left(x_{k}(m) - \overline{x_{k}(m)}\right) \left(y_{k} - \overline{y_{k}}\right)}{\sqrt{\sum \left(x_{k}(m) - \overline{x_{k}(m)}\right)^{2} \sum \left(y_{k} - \overline{y_{k}}\right)^{2}}}$$
(20)

4) The averaged correlation coefficient of k segments is

$$C(m) = \frac{\sum_{k} Corr_{k}(m)}{k}$$
(21)

Fig. 4.9 shows an example of correlations between the spectral index and the seizure index. The selected frequency bands are Band1=8-11 Hz and Band2=17-20 Hz for subject #1. In this project, the sampling frequency F_s is 200 Hz, and the sampled data are N points. The spectral index *n* of bands is calculated by the following equation, where F_n is spectral frequency. As a result, the spectral index of selected frequency bands is *n*=4 for Band1 and *n*=7 for Band2 for subject #1.

$$F_n = \frac{F_s \times (n-1)}{N} \tag{22}$$



Fig. 4.10 Data size of EEG signals for FFT calculation.

Basically, discrete Fourier transform (DFT) is to compute the sequence X(k) of N complex-valued numbers given another sequence of data x(n) of length N.

$$X(k) = \sum_{n=0}^{N-1} x(n) W_N^{kn}$$
 (23)

where

$$W_N^{kn} = e^{\frac{-j2\pi kn}{N}}, \text{ for } 0 \le k \le N - 1$$
 (24)

The radix-4 decimation-in-time algorithm rearranges the DFT equation into four parts as follows.

$$(25)$$

$$=\sum_{n=0}^{N/4-1} x(n) W_N^{kn} + \sum_{n=N/4}^{N/2-1} x(n) W_N^{kn} + \sum_{n=N/2}^{3N/4-1} x(n) W_N^{kn} + \sum_{n=3N/4}^{N-1} x(n) W_N^{kn}$$
(26)

$$=\sum_{n=0}^{N/4-1} x(n) W_{N}^{kn} + W_{N}^{Nk/4} \sum_{n=0}^{N/4-1} x\left(n + \frac{N}{4}\right) W_{N}^{kn} + W_{N}^{Nk/2} \sum_{n=0}^{N/4-1} x\left(n + \frac{N}{2}\right) W_{N}^{kn}$$

$$+ W_{N}^{3Nk/4} \sum_{n=0}^{N/4-1} x\left(n + \frac{3N}{4}\right) W_{N}^{kn}$$

$$=\sum_{n=0}^{N/4-1} \left[x(n) + (-j)^{k} x\left(n + \frac{N}{4}\right) + (-1)^{k} x\left(n + \frac{N}{2}\right) + (j)^{k} x\left(n + \frac{3N}{4}\right)\right] W_{N}^{nk}$$

$$(27)$$

Using k_1+4k_2 to substitute *k*, we rearrange Eq. (28) into Eq. (29). In this algorithm, there are three stages involving 64-point uniform radix-4 algorithmic processes. The data flow of 64-point radix-4 FFT is shown in Fig. 4.11.

$$X(k_{1}+4k_{2}) = \sum_{n=0}^{N/4-1} \left\{ \left[x(n) + (-j)^{k_{1}} x\left(n+\frac{N}{4}\right) + (-1)^{k_{1}} x\left(n+\frac{N}{2}\right) + (j)^{k_{1}} x\left(n+\frac{3N}{4}\right) \right] W_{N}^{nk_{2}} \right\} W_{N/4}^{nk_{2}}$$
(29)



Fig. 4.11 64-point radix-4 FFT decimation-in-time algorithm.

4.2 Classifier

Three feature indexes (CM and power of Band1 and Band2) are input into a classifier to verify seizure occurrences. In order to implement the proposed seizure detection method on an embedded system, a linear classifier called linear least squares (LLS) [35] is utilized. In mathematics, a system of linear equations is considered over-determined if there are more equations than unknowns. The method of least squares is a standard approach to the approximate solution of over determined systems. The LLS method finds the most approximate linear model which is minimized the mean square error between the system output and the desired output. Because the model's output is only the weighted sum of three input features, it is suitable for processing on-line system without complicated computation.

Consider an over-determined system

$$y_i = \sum_{j=1}^n X_{ij} \beta_j$$
, for $i = 1, 2, ..., m$ (30)

of *m* linear equations in *n* unknown coefficients, β_1 , β_2 , ..., β_n with *m*>*n*. It can be written in matrix form as

$$y = X\beta \tag{31}$$

where

$$y = \begin{bmatrix} y_1 \\ \vdots \\ y_n \end{bmatrix}, X = \begin{bmatrix} x_{11} & \cdots & x_{1n} \\ \vdots & \ddots & \vdots \\ x_{m1} & \cdots & x_{mn} \end{bmatrix}, \beta = \begin{bmatrix} \beta_1 \\ \vdots \\ \beta_n \end{bmatrix}$$
(32)

In this thesis, we let the output of LLS be *y*, the input of LLS be *X*, and the weighted coefficient of input be β . Such a system usually has no solution, so the goal is instead to find the coefficients β which fit the equations best. The coefficients β can be find by following equations.

The residual *r* is the difference between the observed value *y* and the calculated value $X\beta$ by the model:

$$r_i = y_i - \sum_{j=1}^n X_{ij} \beta_j$$
, for $i = 1, 2, ..., m$ (33)

Then the sum of square of the residuals *S* can be written

$$S = \sum_{i=1}^{m} r_i^2$$
 (34)

S is minimized when its gradient vector is zero. The elements of the gradient vector are the partial derivatives of *S* with respect to the parameters β

$$\frac{\partial S}{\partial \beta_j} = 2 \sum_{i=1}^m r_i \left(\frac{\partial r_i}{\partial \beta_j} \right) = 0, \text{ for } j = 1, 2, \dots, n$$
(35)

and the residuals r

$$\frac{\partial r_i \mathbf{E}}{\partial \beta_j} = -X_{ij}$$
(36)

We use Eq. (33) and Eq. (36) in substitution for Eq. (35)

$$\frac{\partial S}{\partial \beta_j} = 2\sum_{i=1}^m \left(y_i - \sum_{k=1}^n X_{ik} \beta_k \right) \left(-X_{ij} \right) = 0, \text{ for } j = 1, 2, \dots, n$$
(37)

If $\hat{\beta}$ minimizes *S*, we have

$$\frac{\partial S}{\partial \beta_j} = 2 \sum_{i=1}^m \left(y_i - \sum_{k=1}^n X_{ik} \hat{\beta}_k \right) \left(-X_{ij} \right) = 0, \text{ for } j = 1, 2, \dots, n$$
(38)

Upon rearrangement, the normal equations can be rewritten

$$\sum_{i=1}^{m} \sum_{k=1}^{n} X_{ij} X_{ik} \hat{\beta}_{k} = \sum_{i=1}^{m} X_{ij} y_{j}, \text{ for } j = 1, 2, \dots, n$$
 (39)

The normal equations are written in matrix notation as

$$\left(X^{T}X\right)\hat{\beta} = X^{T}y \tag{40}$$

The optimal coefficients $\hat{\beta}$ can be determined by following equation.

$$\hat{\beta} = \left(X^T X\right)^{-1} X^T y \tag{41}$$

In training phase, all SWD durations and the non-seizure segments with the length equivalent to the SWDs are selected for the LLS model training. In the non-seizure segments, the ratios of the data corresponding to WK, SWS, and the artifact are 1:1:1. For example, in Fig. 4.12, the ratios of the six data corresponding to SWD, WK, SWS, and the artifact are 3:1:1:1. The inputs X_{ij} of LLS classifier are formed into Eq. (42). The target value y_i is 0 for non-seizure segments, and 1 for seizure segments. The optimal coefficients $\hat{\beta}$ can be determined by Eq. (41) for each rat through an off-line process.

	Seizure			Non-seizure		
E	SWD	IES	WK	SWS	Artifact	
CM ₀	CM ₁	CM ₂	CM ₃	CM ₄	CM ₅	
Band1 ₀	Band1 ₁	Band1 ₂	Band1 ₃	Band1 ₄	Band1₅	
Band2 ₀	Band2 ₁	Band2 ₂	Band2 ₃	Band2 ₄	Band2₅	

Fig. 4.12 An example of LLS classifier's input *X*.

$$y = \begin{bmatrix} 1\\1\\1\\0\\0\\0 \end{bmatrix}, X = \begin{bmatrix} CM_0 & Band 1_0 & Band 2_0 & 1\\CM_1 & Band 1_1 & Band 2_1 & 1\\CM_2 & Band 1_2 & Band 2_2 & 1\\CM_3 & Band 1_3 & Band 2_3 & 1\\CM_4 & Band 1_4 & Band 2_4 & 1\\CM_5 & Band 1_5 & Band 2_5 & 1 \end{bmatrix}, \hat{\beta} = \begin{bmatrix} Coeff_{CM} \\ Coeff_{Band 1} \\ Coeff_{Band 2} \\ Coeff_{Const} \end{bmatrix}$$
(42)

In testing phase, the optimal coefficients $\hat{\beta}$ are applied for Eq. (43), where three features are obtained from testing data. If the output LLS is larger than a threshold (T1 or T2), the input EEG signals is classified as a seizure event.

$$LLS = CM \times Coeff_{CM} + Band1 \times Coeff_{Band1} + Band2 \times Coeff_{Band2} + Coeff_{Const}$$
(43)

4.3 EEG Data for Training and Testing

4.3.1 Training Phase

The purpose of training is to determine a fitting model which contains four coefficients and four thresholds for each subject. Fig. 4.13 shows the procedure of training phase. Continuous EEG signals of each rat are recorded for marking and training. After recorded, EEG signals which correspond to seizures (SWD) and non-seizures (WK, SWS, and artifact) are marked by specialist. The marked events as mentioned above are used to extract CM, Band1, Band2, and Band0 values. After that, we start to train eight parameters including four coefficients and four thresholds. The following are the details of EEG data training.



Fig. 4.13 Procedure of training phase.

First, we randomly select the EEG segments of four states, and the ratios of the segments corresponding to SWD, WK, SWS, and the artifact must be 3:1:1:1 as shown in Fig. 4.14. Second, we execute CM and FFT computation to obtain CM, Band1, Band2, and Band0 values. Third, combined feature substitute the *X* of Eq. (41), and desired output substitutes the *y* of Eq. (41) like Eq. (42). Then, the optimal coefficients $\hat{\beta}$ can be determined. Fourth,

the optimal coefficients $\hat{\beta}$ are applied for Eq. (43), where three features are obtained from training data. Then, we search the optimal thresholds from LLS and Band0 values in order to recognize a seizure event. The flowchart of seizure determination is shown in Fig. 4.15, and we test many sets of thresholds in detection rate and false detection rate for finding the most optimal thresholds.



Fig. 4.14 Feature extraction and LLS classifier training.



Fig. 4.15 The flowchart of seizure determination.

In previous work, four thresholds are obtained by using exhaustive key search. In Fig. 4.16 (a), we do not calculate the distribution of seizure's and non-seizure's values of LLS and Band0, and we use every set of 4-threshold to test detection rate and false detection. We need $(M \times N)^2$ times of iterations to find the best thresholds. As a result, original method wastes a lot of time on parameter determination. To speed up parameter determination, it is proposed that using the mean and the multiples of standard deviation finds four thresholds rapidly. We calculate the distribution of seizure's and non-seizure's values of LLS and Band0. According

to the step as mentioned above, we only need $\left(\frac{M}{m} \times \frac{N}{n}\right)^2$ times of iterations to find the best

thresholds.



Fig. 4.16 (a) Original search for 4-threshold, (b) Proposed search for 4-threshold. The following are the steps of the fast parameter determination method. Moreover, the flowchart of fast parameter determination method is depicted in Fig. 4.17.

- 1) The four coefficients of Eq. (43) is substituted for optimal coefficients $\hat{\beta}$, and we calculate the LLS value of Eq. (43).
- 2) We compute the mean and the standard deviation of actual non-SWD's LLS value as shown in Fig. 4.18 (a), so T1 can be written

$$T1 = \overline{\text{nonSWD's LLS}} + i \times \sigma(\text{nonSWD's LLS})$$
(44)

where i is multiple of standard deviation. We choose a real number to substitute i for calculating T1, and the detection rate of our system is determined in this step.

 We compute the mean and the standard deviation of actual SWD's Band0 value as depicted in Fig. 4.18 (a), so TH_{SWS} can be written

$$TH_{SWS} = SWD's Band 0 + j \times \sigma(SWD's Band 0)$$
(45)

where j is multiple of standard deviation. We choose a real number to substitute j for calculating TH_{sws}, and the false detection rate is reduced in this step.

 After executing three steps as mentioned above, we compute the mean and the standard deviation of FP's LLS value and FP's Band0 value as shown in Fig. 4.18 (c). T2 and TL_{SWS} can be written

$$T2 = \overline{FP's LLS} + k \times \sigma(FP's LLS)$$
(46)

$$TL_{sws} = \overline{FP's \text{ Band } 0} + l \times \sigma(FP's \text{ Band } 0)$$
(47)

where k and l are multiple of standard deviation. We choose real numbers separately to substitute k and l for calculating T2 and TL_{SWS}, and the false detection rate is also reduced in this step.

- 5) We test the detection rate and the false detection rate for 4-threshold which is determined by Step(2) to Step(4).
- 6) Changing the real number of *i* and *j*, we iterate form Step (2) to Step (5). In Step (4), we also change the real number of *k* and *l*, we iterate form Step (4) to Step (5). Finally, we can select the best threshold from the test in Step (5).



Fig. 4.17 Flowchart of fast parameter determination method.



Fig. 4.18 (a) Original data, (b) Determine T1,

(c) Determine TH_{SWS}, (d) Determine T2 and TL_{SWS}.

4.3.2 Testing Phase

Fig. 4.19 shows the procedure of testing phase. In testing phase, after the parameters of a seizure detection model, which include 4-coefficient of LLS classifier and 4-threshold of seizure determination, are determined from training phase, the parameters are downloaded to our processor. The seizure detection algorithm as shown in Fig. 4.20 is executed on OpenRISC. After initializing the system, we start to acquire 32-point EEG data. Then, we compute 64-point data of time domain CM and frequency domain FFT. After the CM, Band1, and Band2 values are obtained, LLS value is calculated by Eq. (43). A seizure alarm is discriminate from normal EEG signals by determining LLS and Band0 values. When the counter reaches "3"; that is, N_c equals 3 in Fig. 4.20, a seizure is determined. In the meantime, an enable signal is generated to stimulator in our system.



Fig. 4.19 Procedure of testing phase.



Fig. 4.20 Flowchart of on-line seizure detection algorithm.

Chapter 5 Design and Implementation

This chapter presents the design and implementation of the proposed low-power BSP, including hardware architecture and firmware.

5.1 The Low-Power Biomedical Signal Processor

The low-power BSP implementation bases on the OR1200 for epileptic seizure control. OR1200 is a 32-bit scalar RISC with Harvard micro-architecture, five stage integer pipeline, memory management units (MMU), and basic DSP capabilities. Supplemental facilities include debug unit for real-time debugging, high resolution tick timer, programmable interrupt controller, and power management support. OR1200 is designed for embedded, portable, and networking applications. Fig. 5.1 (a) shows the block diagram of OR1200.

Because the area is proportional to power consumption, the unnecessary interfaces and modules are removed for optimizing power consumption. The external interfaces of the power management, debug module and interrupt controller are removed. Some modules which consist of the memory management units and the caches are also removed. Furthermore, the instruction and data bus are controlled by an arbiter. Instruction and data bus are merged, so the data bandwidth is reduced. Instruction bus has the highest priority to access bus. The purpose of merged buses is a trade-off between power and execution time. Fig. 5.1 (b) shows the block diagram of the proposed low-power BSP for epileptic seizure control.



Fig. 5.1 (a) Block diagram of OR1200 processor, (b) Block diagram of the proposed

(b)

low-power BSP.

The proposed BSP is implemented in TSMC 0.18 µm complementary–metal–oxide semiconductor 1P6M process and ARM design kit by using cell-based design flow. Fig. 5.2 shows the chip layout and die photo. A total of 104 pads are utilized in this work, which are 71 input/output pads and 33 power pads. The core area is 1.0×1.0 mm and the chip area is 1.75×1.75 mm. The maximum operating clock rate is 110.0 MHz at 1.8 V core supply and 3.3 V input/output (I/O) pads supply. The power consumption of core and I/O pads is 0.23 mW/MHz and 0.26 mW/MHz, respectively. One vertical and two horizontal power strips are distributed in the core to reduce voltage drop. The summary of circuit characteristics is listed in Table 5.1.



Fig. 5.2 The (a) chip layout and

(b) die photo of the implemented low-power BSP.

Technology	TSMC 0.18 µm 1P6M Logic Process
Cell Library	TSMC SAGE-X Standard Cell Library
Core / Chip Area	1000×1000 mm ² / 1750×1750 mm ²
Core Supply Voltage / I/O Supply Voltage	1.8V/3.3V
Maximum Operating Clock Rate	110.0 MHz
Gate Count	60,132
Power Dissipation of Core	0.23 mW/MHz
Power Dissipation of I/O	0.26 mW/MHz
Power Dissipation of Chip	0.49 mW/MHz
Table 5.1 Summary of the	proposed low-power BSP.

5.2 Firmware Implementation

In brief, the firmware in the low-power BSP consists of three parts, data acquisition, seizure detection, and stimulation pulse generation. Fig. 5.3 shows the flowchart of the main program which comprises seizure detection algorithm and two interrupt service routines (ISRs) for a timer. In previous work, ISR1 also computes S^1 and S^2 , and the timing diagram is depicted in Fig. 5.4 (b). It wastes time on calling subprogram which is S^1 and S^2 computation, when ISR1 is started up. Moreover, because of the subprogram as mentioned above, the result of previous 32 samples is delayed. As a result, we rearrange main program, and the timing diagram is shown in Fig. 5.4 (a). The result of previous 32 samples is obtained earlier than that of previous work. The following are the details of three sub-programs.



Fig. 5.3 Flowchart of (a) data acquisition, (b) seizure detection, and

(c) stimulation pulse generation.





5.2.1 Data Acquisition

In data acquisition stage, the processor download digitized 8-bit EEG signals from GPIO registers which save the digitized data of ADC conversion. The acquisition rate is 200 Hz in this project. As a result, ISR1 is configured as 5-ms period for the data acquisition.

In previous work, declaring three arrays processes digitized data in the main program as shown in Fig. 5.5. A data buffer downloads digitized data from GPIO registers every 5ms. Before computing S^1 , S^2 , and FFT, main program must copy data to the S^1S^2 buffer and the FFT buffer. It wastes a lot of time on duplicating data. In this work, declaring two arrays processes digitized data in the main program as shown in Fig. 5.6. The main program also downloads digitized data to data buffer. However, the program directly computes S^1 and S^2 from the data buffer's data. It does not need time to copy data. The program also copy data to the FFT buffer because the values of FFT buffer are changed after computed. Despite additional memory the program declared, the main program which we proposed is more efficient than previous one.



Fig. 5.5 Original data flow.



5.2.2 Seizure Detection

After 32-sampled data are buffered, program start to execute digital signal processing (DSP) including time domain CM, frequency domain FFT, classification LLS, seizure determination. In order not to interfere with the precise sampling time, the DSP computation is performed in the background with the lowest priority. The CM is calculated by Eq. (13) after the S^1 and S^2 values are updated by the 32-sampled data. The FFT is accomplished by applying 64-point radix-4 FFT algorithm. The counter of seizure detection is incremented if a seizure alarm is determined by the LLS calculation; otherwise, the counter is cleared. When the counter reaches "3", the flag for the seizure suppression is set. Then, stimulation pulses are generated in ISR2.

5.2.3 Stimulation Pulse Generation

When classifier determines a seizure occurrence, the processor starts tick timer to generate 800-Hz, 40% duty cycle pulses for 0.5 s. ISR2 is set to a lower interrupt priority than ISR1, so the sampling time of EEG signals is guaranteed.



Chapter 6 Evaluation

A prototype system is implemented for the purpose of verifying the functionality and evaluating real-time performance. Fig. 6.1 illustrates the functional block diagram of the experiment setup, and Fig. 6.2 shows the testing board of the proposed low-power BSP with FPGA-based evaluation platform. In the prototype system, DE-2 70 FPGA-based evaluation board links the implemented processor and the host computer together. The host computer is used to train optimal parameters and save EEG signals of Long-Evans rats. The evaluation board which is able to upload instructions, start processor, halt processor, download results, etc. plays a role of a debugger of the processor. The EEG dataset and the instructions of processor are stored in the 2 MB memory. The proposed processor executes main program of seizure detection algorithm. Fig. 6.3 presents function verification flow of this prototype system. The power of the processor is supplied by the Keithly 2400 digital source meter, which provides 100-nA resolution under 10-mA measurement range [36]. After the system is started up, the evaluation board downloads codes of seizure detection and an EEG dataset from the host computer. Then, evaluation board enables processor. The processor accesses an EEG dataset and executes seizure detection algorithm continuously. As long as the execution is finished, the detection results are downloaded into the host computer for functional verification and performance evaluation.



Fig. 6.1 Functional block diagram of experiment setup.



Fig. 6.2 The testing board of the proposed low-power BSP with FPGA-based evaluation

platform.



Fig. 6.3 Function verification flow.

6.1 Real-Time Seizure Detection

Fig. 6.4 shows the timing diagram of the seizure detection firmware. The highest operating clock rate can be 110 MHz. However, in order to reduce power consumption, we decrease clock rate of the low-power BSP as low as possible. In this thesis, the proposed BSP operates at 12.56 MHz clock rate for real-time seizure detection. The execution time is obtained by ticking timer between the start and the end of each task. Then, each task of the execution time downloads to host computer. In Fig. 6.4, when previous 32 samples are retrieved, the S^1 and S^2 values for CM computation are updated. After the computation of CM, FFT, and LLS classification is finished in current 32-sample cycle, the seizure determination is started to calculate. Although the DSP computation spans several sampling periods, sampled data collection which performs with the highest priority is not interfered. As shown in Fig. 6.4, after 32 sampled data are collected, determining the seizure occurrence requires about 38.8 ms latency. The total computation time is 159.35 ms, and it is less than a 32-sample cycle (160 ms). The timing diagram shows that the seizure detection algorithm can be executed continuously in the implemented processor. In order to optimize power

consumption, the subprograms are rescheduled to reduce data hazard and branch hazard, which can slow down operation frequency. After a seizure is onset, determining the seizure occurrence requires from three to four times of 32-sample (0.48-0.64 s) cycles along with DSP computation duration. As a result, it takes about 0.52-0.68 s to start the seizure suppression. Theoretically, we consider one 32-sample cycle for tolerance. The range of seizure determination delay is from four to five times of 32-sample cycles (0.64-0.80 s) and DSP computation duration (38.8 ms); that is, it needs about 0.68-0.84 s for seizure detection. Fig. 6.5 presents the EEG signals with accurate or false seizure detection. It shows that the seizure detection delay is about 0.6-0.8 s after the seizure onset.



Fig. 6.4 Timing diagram of the seizure detection firmware.



(a) SWD in WK state, (b) SWD in SWS state, (c) false detection in SWS state.

1.1.3

6.2 Seizure Detection Accuracy

Performance of the seizure detection algorithm which applies on four adult male Long–Evans rats is assessed. The four rats are affected by absence seizures. After the training procedure which describes in Chapter 4 is executed in each individual rat, and then the parameters of a training model are used for on-line seizure detection. In order to evaluate the performance of the algorithm, two rats are measured under a 5-hour execution of the system, and other two rats are measured under a 24-hour execution of the system to verify robustness. Table 6.1 shows the observed SWD duration, and the two selected frequency bands for each rat.

Subjects	Total Duration	SWD Duration	SWD Min	SWD Mean	SWD Max	Band1	Band2
	(h:m:s)	(h:m:s)	(s)	(s)	(s)	(112)	(ΠZ)
#1	05:00:00	00:27:34	0.50	5.09	25.69	7-10	15-18
#2	05:00:00	00:16:42	0.50	3.96	42.75	7-10	15-18
#3	24:00:00	00:49:34	0.19	4.94	43.32	7-10	15-18
#4	24:00:00	01:11:36	0.20	6.17	49.51	7-10	15-18
		1.011		1.	1 / 10	1 1	

Table 6.1 Observed SWD duration and two selected frequency bands.

The function of the seizure detection algorithm is depicted in Fig. 6.5. The SWD signals of subject #2 in WK state, and the detection event are shown in Fig. 6.5 (a). Fig. 6.5 (b) also shows a similar detection event when the SWD signals of subject #2 occurs in SWS state. Fig. 6.5(c) shows a false detection happens on subject #2 in SWS state because the seizure detection algorithm regards the EEG signals in SWS as a seizure event. Fig. 6.6 shows that five SWDs are marked by neurologist during 40 seconds on subject #2. These SWDs are all detected by the proposed processor. One SWD marked by specialist may contain more than one detected event because of calculation of 32-sample window. We regard these detected events within marked SWD as same event; otherwise, we treated them as false detection. The definition of detection accuracy is

Detection Accuracy(%) =
$$\frac{\text{Detected SWD}}{\text{SWD}} \times 100\%$$
 (48)

Table 6.2 shows the results of the seizure detection algorithm. The seizure detection accuracy is above 92% as shown in Table 6.2, and it demonstrates the functionality of the implemented processor and the effectiveness of the algorithm. The robustness of the algorithm is also verified by 24-hour execution of the continuous EEG signals of rats. Although the theoretical seizure detection delay of the proposed algorithm is about 0.68 s-0.84 s, the delay would be slightly varied among subjects due to variation of EEG complexity and spectrum energy. Table 6.2 shows the detection delay is varied from 0.63 s to 0.79 s, and the average is 0.6975 s. Table 6.3 summarizes the performance of two parameter

determination methods. The fast parameter determination method is $\left(\frac{1000}{7}\right)^4$ times faster than previous work. The seizure detection algorithm is still shown several advantages, including high seizure detection rate and low detection delay after seizure onset, with the fast parameter determination method.



Fig. 6.6 EEG containing multiple absence seizure SWDs and detected seizure events by

		prope	osed low-po	wer BSP.		
Subjects	State	SWD	Detected	Accuracy	False	Detection
Subjects	State	SWD	SWD8	96 (%)	Detection	delay (s)
#1	Awake	294	285	06.21	8	0.70
#1	Sleep	31	28	90.31	28	0.79
# 2	Awake	222	215	07.22	14	0.60
#2	Sleep	30	30	91.22	4	0.69
щ2	Awake	600	551	02.22	150	0.62
#3	& Sleep	000	554	92.33	130	0.05
#4	Awake	691	621	02.25	94	0.68
	& Sleep	684	031	92.25		

Table 6.2 Accuracy and false detection of

the epileptic seizure detection algorithm.

	Original Parameter	Proposed Parameter
	Determination Method	Determination Method
Iteration	1000^{4}	7^4
Detection Accuracy (%)	92-99	92-99
Detection delay (s)	<1	0.63-0.79

Table 6.3 Performance of two parameter determination methods.

6.3 **Power Consumption Comparison**

The clock rate of the implemented processor is 12.56 MHz for real-time seizure detection algorithm computation, and the BSP consumes 6.66 mW. The power consumption of core and I/O is 3.128 mW and 3.536 mW, respectively. The total power consumption is evaluated about 7.21 mW, including our low-noise pre-amplifier, filter [37, 38] (468 μ W), 10-bit analog-to-digital converter (80 μ W), and proposed BSP (6.66 mW). In previous work [23], using enhanced 8051 microcontroller and a signal conditioning board consumes 117.66 mW. Energy per seizure event determination (32-sample window) is 1.15 mJ for this work and 18.8 mJ for enhanced 8051 prototype, respectively. Compared with previous microcontroller implementation, over 90% power reduction and energy saving are improved. The evaluation results show that the overall system is powered by a 3.7-V, 1100-mAh battery, and it can be operated for 18.9 weeks. Moreover, the proposed BSP has passed the stress testing for 2 weeks to guarantee the stability. Table 6.4 summarizes the comparison of epileptic seizure detectors.

	Enhanced 8051 microcontroller + signal conditioning board	This work + our AFE
Operating Frequency	32 MHz	12.56 MHz
Power Consumption of Analog Part	N/A	0.548 mW
Power Consumption of Digital Part	N/A	6.66 mW
Total Power Consumption	117.66 mW	7.21 mW
Energy per Seizure Event Determination	18.8 mJ	1.15 mJ
Power Normalization	100%	6.2%
Battery Life (3.7V, 1100 mAh)	28 hours	18.9 weeks

Table 6.4 Comparison of epileptic seizure detectors.

Chapter 7 Conclusion and Future Work

7.1 Conclusion

In this thesis, a fast parameter determination method is proposed. It is proposed that using the mean and the multiples of standard deviation finds the optimal model rapidly. The proposed parameter determination method is 416×10^6 times faster than our previous work, and it can attain the same performance. Moreover, a processor core which bases on RISC technology consumes only 6 mW for real-time epileptic seizure detection algorithm. Compared with our previous prototype, the measurement results show that the implemented processor can reduce 93.8% power consumption. The developed bio-signal processor, firmware and epileptic seizure detection algorithm is able to detect the seizure signals in 0.63-0.79 s, and the detection accuracy is 92-99%. The measurement results are based on the recorded EEG signals of four free moving animal models.

7.2 Future Work

The OpenRISC core will be integrate with analog front-end circuitries and stimulators to realize a chip-on-board seizure controller as shown in Fig. 7.1 (a). The AFE and stimulator board is shown in Fig. 7.1 (b), and the epileptic seizure detector board which uses Altera Cyclone III FPGA is shown in Fig. 7.1 (c). The successful of this research provides a solid base to integrate with analog front-end circuitries and stimulators to build up a system-on-a-chip solution. The developed seizure detector can be applied to monitor the online EEG signals and integrate with analog front-end circuitries and an electrical stimulator to perform a closed-loop seizure controller in the future.



Fig. 7.1 Closed-loop seizure controller using FPGA.

Publications

- T.-J. Chen, H. Chiueh, S.-F. Liang, S.-T. Chang, C. Jeng, Y.-C. Hsu, and T.-C. Chien, "The Implementation of a Low-Power Biomedical Signal Processor for Real-Time Epileptic Seizure Detection on Absence Animal Models," *IEEE Journal on Emerging and Selected Topics in Circuits and Systems*, vol. 1, no. 4, Dec. 2011.
- T.-J. Chen, C. Jeng, S.-T. Chang, H. Chiueh, S.-F. Liang, Y.-C. Hsu, and T.-C. Chien, "A Hardware Implementation of Real-Time Epileptic Seizure Detector on FPGA," in *IEEE Biomedical Circuit and Systems Conference (BioCAS '11)*, San Diego, USA, Nov. 10-12, 2011.
- S.-T. Chang, T.-J. Chen, C. Jeng, S.-F. Liang, and H. Chiueh, "Fast Training for Epileptic Seizure Detector," in *3rd International Conference on Neuroprosthetic Devices* (*ICNPD '11*), Sydney, Australia, Nov. 25-26, 2011, pp. 26-28.
- C. Jeng, T.-J. Chen, S.-T. Chang, and H. Chiueh, "Implementation of Low-Power Multi-Channel Close-Loop Epileptic Seizure Detection," in *3rd International Conference on Neuroprosthetic Devices (ICNPD '11)*, Sydney, Australia, Nov. 25-26, 2011, pp. 23-25.



Reference

- [1] W. H. Theodore and R. S. Fisher, "Brain stimulation for epilepsy," *The Lancet Neurology*, vol. 3, no. 2, pp. 111-118, 2004.
- [2] W. C. Stacey and B. Litt, "Technology Insight: neuroengineering and epilepsy-designing devices for seizure control," *Nature Clinical Practice Neurology*, vol. 4, no. 4, pp. 190-201, 2008.
- [3] M. A. L. Nicolelis, "Actions from thoughts," *Nature*, vol. 409, no. 6818, pp. 403-407, 2001.
- [4] B. Feddersen, L. Vercueil, S. Noachtar, O. David, A. Depaulis, and C. Deransart, "Controlling seizures is not controlling epilepsy: A parametric study of deep brain stimulation for epilepsy," *Neurobiology of Disease*, vol. 27, no. 3, pp. 292-300, 2007.
- [5] J. Aziz, R. Karakiewicz, R. Genov, A. W. L. Chiu, B. L. Bardakjian, M. Derchansky, and P. L. Carlen, "In Vitro Epileptic Seizure Prediction Microsystem," in *IEEE International Symposium on Circuits and Systems (ISCAS '07)*, New Orleans, USA, May 27-30, 2007, pp. 3115-3118.
- [6] A. T. Avestruz, W. Santa, D. Carlson, R. Jensen, S. Stanslaski, A. Helfenstine, and T. Denison, "A 5 μW/Channel Spectral Analysis IC for Chronic Bidirectional Brain:Machine Interfaces," *IEEE Journal of Solid-State Circuits*, vol. 43, no. 12, pp. 3006-3024, Dec. 2008.
- [7] T.-C. Chen, K. Chen, Z. Yang, K. Cockerham, and W. Liu, "A biomedical multiprocessor SoC for closed-loop neuroprosthetic applications," in *IEEE International Solid-State Circuits Conference (ISSCC '09) Dig. Tech.*, San Francisco, CA, USA, Feb. 8-12, 2009, pp. 434-435,435a.
- [8] K. Patel, C.-P. Chua, S. Fau, and C. J. Bleakley, "Low power real-time seizure detection for ambulatory EEG," in *3rd International Conference on Pervasive Computing Technologies for Healthcare*, London, UK, Apr. 1-3, 2009, pp. 1-7.
- [9] S. Raghunathan, S. K. Gupta, M. P. Ward, R. M. Worth, K. Roy, and P. P. Irazoqui, "The design and hardware implementation of a low-power real-time seizure detection algorithm," *Journal of Neural Engineering*, vol. 6, no. 5, p 056005, Oct. 2009.
- [10] S. Ravindran and R. Cole, "Low complexity algorithms for heart rate and epileptic seizure detection," in *2nd International Symposium on Applied Sciences in Biomedical and Communication Technologies (ISABEL '09)*, Bratislava, Slovak Republic, Nov. 24-27, 2009, pp. 1-5.
- [11] Y.-H. Chen, T.-C. Chen, T.-H. Lee, and L.-G. Chen, "Sub-microwatt Correlation Integral Processor for Implantable Closed-loop Epileptic Neuromodulator," in *IEEE International Symposium on Circuits and Systems (ISCAS '10)*, May 30-Jun. 2, 2010, pp. 2083-2086.
- [12] S.-H. Hung, C.-F. Chao, S.-K. Wang, B.-S. Lin, and C.-T. Lin, "VLSI implementation for Epileptic Seizure Prediction System based on Wavelet and Chaos Theory," in *IEEE Region 10 Conference*, Fukuoka, Japan, Nov. 21-24, 2010, pp. 364-368.
- [13] H. Markandeya, G. Karakonstantis, S. Raghunathan, P. Irazoqui, and K. Roy, "Low-Power DWT-Based Quasi-Averaging Algorithm and Architecture for Epileptic Seizure Detection," in ACM/IEEE International Symposium on Low-Power Electronics and Design (ISLPED '10), Austin, Texas, USA, Aug. 18-20, 2010, pp. 301-306.

- [14] R. P. McEvoy, S. Faul, and W. P. Marnane, "Ambulatory REACT: Real-time seizure detection with a DSP microprocessor," in 32nd Annual International Conference of the IEEE Engineering in Medicine and Biology Society (EMBC '10), Buenos Aires, Argentina, Aug. 31-Sep. 4, 2010, pp. 2443-2446.
- [15] N. Verma, A. Shoeb, J. Bohorquez, J. Dawson, J. Guttag, and A. P. Chandrakasan, "A Micro-Power EEG Acquisition SoC With Integrated Feature Extraction Processor for a Chronic Seizure Detection System," *IEEE Journal of Solid-State Circuits*, vol. 45, no. 4, pp. 804-816, Apr. 2010.
- [16] K. Abdelhalim, V. Smolyakov, R. Shulyzki, J. N. Y. Aziz, D. Serletis, P. L. Carlen, and R. Genov, "VLSI Multivariate Phase Synchronization Epileptic Seizure Detector," in 5th International IEEE EMBS Conference on Neural Engineering, Cancun, Mexico, Apr. 27-May 1, 2011, pp. 461-464.
- [17] H. Alemzadeh, M. U. Saleheen, J. Zhanpeng, Z. Kalbarczyk, and R. K. Iyer, "RMED: A Reconfigurable Architecture for Embedded Medical Monitoring," in *IEEE/NIH 5th Life Science Systems and Applications Workshop (LiSSA '11)*, Bethesda, MD, USA, Apr. 7-8, 2011, pp. 112-115.
- [18] M. T. Salam, M. Sawan, and D. K. Nguyen, "A Novel Low-Power-Implantable Epileptic Seizure-Onset Detector," *IEEE Transactions on Biomedical Circuits and Systems*, 2011.
- [19] S. R. Sridhara, M. DiRenzo, S. Lingam, L. Seok-Jun, R. Blazquez, J. Maxey, S. Ghanem, L. Yu-Hung, R. Abdallah, P. Singh, and M. Goel, "Microwatt Embedded Processor Platform for Medical System-on-Chip Applications," *IEEE Journal of Solid-State Circuits*, vol. 46, no. 4, pp. 721-730, Apr. 2011.
- [20] C.-P. Young, C.-H. Hsieh, and H.-C. Wang, "A low-cost real-time closed-loop epileptic seizure monitor and controller," in *IEEE Instrumentation and Measurement Technology Conference (I2MTC '09)*, Singapore, May 5-7, 2009, pp. 1768-1772.
- [21] D.-W. Chang, S.-F. Liang, C.-P. Young, F.-Z. Shaw, Y.-D. Liu, Y.-C. Liu, and J.-J. Chen, "A wireless portable behavioral state and physiological signal monitoring system for freely moving rats," in *IEEE Instrumentation and Measurement Technology Conference (I2MTC '10)*, Austin, Texas, May 3-6, 2010, pp. 1353-1357.
- [22] S.-F. Liang, F.-Z. Shaw, C.-P. Young, D.-W. Chang, and Y.-C. Liao, "A closed-loop brain computer interface for real-time seizure detection and control," in 32nd Annual International Conference of the IEEE Engineering in Medicine and Biology Society, Buenos Aires, Argentina, Aug. 31-Sep. 4, 2010, pp. 4950-4953.
- [23] C.-P. Young, S.-F. Liang, D.-W. Chang, Y.-C. Liao, F.-Z. Shaw, and C.-H. Hsieh, "A Portable Wireless Online Closed-Loop Seizure Controller in Freely Moving Rats," *IEEE Transactions on Instrumentation and Measurement*, vol. 60, no. 2, pp. 513-521, Feb. 2011.
- [24] CC2430 A True System-on-Chip solution for 2.4 GHz IEEE 802.15.4 / ZigBee® [Online]. Available: <u>http://focus.ti.com/lit/ds/symlink/cc2430.pdf</u>
- [25] D. A. Patterson and D. R. Ditzel, "The case for the reduced instruction set computer," *SIGARCH Comput. Archit. News*, vol. 8, no. 6, pp. 25-33, 1980.
- [26] D. Bosnyakova, A. Gabova, A. Zharikova, V. Gnezditski, G. Kuznetsova, and G. van Luijtelaar, "Some peculiarities of time–frequency dynamics of spike–wave discharges in humans and rats," *Clinical Neurophysiology*, vol. 118, no. 8, pp. 1736-1743, 2007.
- [27] C. Deransart, C. Marescaux, and A. Depaulis, "Involvement of nigral glutamatergic inputs in the control of seizures in a genetic model of absence epilepsy in the rat," *Neuroscience*, vol. 71, no. 3, pp. 721-728, 1996.
- [28] V. Crunelli and N. Leresche, "Childhood absence epilepsy: Genes, channels, neurons and networks," *Nat Rev Neurosci*, vol. 3, no. 5, pp. 371-382, 2002.

- [29] OR1200 OpenRISC processor [Online]. Available: http://opencores.org/openrisc.or1200
- [30] J. Yiu. Migrating from 8-, 16- to 32bit microcontrollers [Online]. Available: <u>http://www.embeddeddesignindia.co.in/STATIC/PDF/201005/EDIOL_2010MAY20</u> <u>MCP_TA_01.pdf?SOURCES=DOWNLOAD</u>
- [31] White Paper: The right microcontroller for low power applications [Online]. Available: <u>http://www.ensilica.com/pdfs/White Paper The right Microcontroller for low-powe</u> <u>r_apps.pdf</u>
- [32] S.-F. Liang, W.-L. Chang, and H. Chiueh, "EEG-based absence seizure detection methods," in *International Joint Conference on Neural Networks (IJCNN '10)*, Barcelona, Spain, July 18-23, 2010, pp. 1-4.
- [33] S.-F. Liang, H.-C. Wang, and W.-L. Chang, "Combination of EEG Complexity and Spectral Analysis for Epilepsy Diagnosis and Seizure Detection," *EURASIP Journal on Advances in Signal Processing*, vol. 2010, 2010.
- [34] S. M. Pincus, "Approximate entropy as a measure of system complexity," *Proceeding* of the National Academy of Sciences, vol. 88, no. 6, pp. 2297-2301, Mar. 1991.
- [35] G. Golub, "Numerical methods for solving linear least squares problems," *Numerische Mathematik*, vol. 7, no. 3, pp. 206-216, 1965.
- [36] SourceMeter Line Keithley Instruments [Online]. Available: http://www.keithley.com/data?asset=372
- [37] W.-M. Chen, W.-C. Yang, T.-Y. Tsai, H. Chiueh, and C.-Y. Wu, "The design of CMOS general-purpose analog front-end circuit with tunable gain and bandwidth for biopotential signal recording systems," in 33rd Annual International Conference of the IEEE Engineering in Medicine and Biology Society (EMBC '11), Boston, Massachusetts, USA, Aug. 30-Sep. 3, 2011, pp. 4784-4787.
- [38] W.-M. Chen, W.-C. Yang, W.-C. Chen, T.-Y. Tsai, M.-H. Ho, T.-H. Peng, Y.-A. Liang, C.-Y. Liu, W.-Y. Tsai, H. Chiueh, and C.-Y. Wu, "SoC Integrating Neural Signal Acquisition Unit, Bio-signal Processor, Radio-Frequency Transceiver, and Wireless Power Transmission Circuitries for Epilepsy Treatment," in *Proceeding of 2010 Neural Interfaces Conference*, Long Beach, CA, June 21-23, 2010, p. 140.