國 立 交 通 大 學

顯示科技研究所碩士班

碩士論文

不同材料的背電極對溶液製程

金屬氧化物薄膜電晶體之特性影響

Solution-processed metal-oxide thin-film transistor

with floating capping materials

研 究 生: 王 辰

指導教授:冉曉雯 教授

中華民國一百年七月

不同材料的背電極對溶液製程

金屬氧化物薄膜電晶體之特性影響

Solution-processed metal-oxide thin-film transistor

with floating capping materials

Display Institute National Chiao Tung University

研 究 生: 王 辰 Student : Cheng Wang 指導教授: 冉曉雯 教授

Advisor : Prof. Hsiao-Wen Zan

A thesis Submitted to Institute of Display Institute College of Electrical Engineering and Computer Science National Chiao Tung University in partial Fulfillment of Requirements for the Degree of Master in

> Display Institute June 2011 Hsinchu, Taiwan, Republic of China

> > 中華民國一百年七月

不同材料的背電極對溶液製程

金屬氧化物薄膜電晶體之特性影響

研究生:王 辰 2000 2000 2000 指導教授:冉曉雯 教授

國立交通大學

顯示科技研究所碩士班

Chinese Abstract

中文摘要

溶液製程的金屬氧化物薄膜電晶體近年來受到大家的重視,一方面是因為其能 際很大且可以形成一層非常透明的薄膜;另一方面是其製程的成本是非常低廉的。然 **THEFT WARDEN** 而,其過高的製程敏感性和元件操作穩定性及需要在高溫中退火限制了其在徹底商 業化的進程。本論文從一開始如何做出一個金屬氧化物電晶體開始講起,並且為了 要改善元件的電性,嘗試了不同的金屬氧化物(ZnO,GZO,IGZO),且改變不同金 屬前驅物混合的比例,以求達到一個極佳化的電性。此外,為了得到一個大於 0V 的臨界電壓,我們嘗試對混合的金屬氧化物前驅物溶液進行處理,譬如在溶液進行 膠融的時候利用磁石高溫攪拌,加速前軀物的反應,或是在手套箱中進行攪拌,結 果發現我們可以利用控制上述的變因來偏移臨限電壓。為了能使整個製程控制在較 低的溫度,我們也對上述不同的金屬氧化物進行了不同的退火溫度測試並製成了薄

膜電晶體並進行電性比較,發現還是 IGZO 薄膜電晶體在低溫的退火環境下還能量 測到較好的電性。

我們使用了上述得到的最佳化的 IGZO 薄膜電晶體進行了第二段的測試。從濺 鍍 a-IGZO 薄膜電晶體的研究得知,在元件的背表面覆蓋上某些材料會導致遷移率 大幅的提升。我們也期待在溶液製程的的 IGZO 薄膜電晶體也能得到這樣的結果。 我們設計不同的覆蓋比率對標準 IGZO 薄膜電晶體覆蓋了 SiO 測試,對於 IGZO 經 過 600℃的高溫退火環境的元件,電子遷移率真的如我們所期望的大幅的提升了, 從~2 cm2V⁻¹s⁻¹ 改善到~15 cm2V⁻¹s⁻¹。在較低的退火環境下(400℃), 遷移率也有所 改善,從~0.1 cm₂ $V^{-1}s^{-1}$ 改善到~1 cm₂ $V^{-1}s^{-1}$ 。

除了覆蓋 SiO 外,我們也在元件上覆蓋孤立的鈣電極,結果發現了元件遷移率 除了也會有很顯著的提升,臨界電壓會往負大幅的偏移。我們對覆蓋這兩種不同的 U 材料所造成元件的影響做了一些假設,並且希望在未來的研究可以得知其遷移率大 幅改善的原因。

這篇論文確實提供了溶液製程金屬氧化物電晶體的方法與特性解釋,並可做為 對後來研究的一個相當值得參考的資料。

II

Solution-processed metal-oxide thin-film transistor with floating capping materials

Student: Cheng Wang Advisor: Prof. Hsiao-Wen Zan

Display Institute National Chiao Tung University

Abstract

Solution-processed indium-gallium-zinc-oxide TFTs had been studied for many years. The most attractive is the low cost fabrication processes, high transparency and large band gap. However, the performance on solution processed metal-oxide TFTs is not stable, it need high annealing temperature (>400℃) to achieve high performance device characteristics. Therefore, decreasing the annealing temperature to obtain high performance solution processed metal-oxide TFTs is an important issue, some people proposed that increasing the Gallium concentration will decrease the annealing temperature form >400 $^{\circ}$ C to 200 $^{\circ}$ C, and increase the annealing time will achieve high performance in low annealing temperature.

In this study, we fabricated the conventional thin-film transistor with different composition metal-oxide semiconductors, such as ZnO, GZO, and IGZO. In order to achieve high mobility, bottom-gate metal-oxide TFTs with low annealing temperature, we tested some methods such as adjusting different composition of metal-oxide semiconductor and adjusting different stirring temperature. As a result, we found the best electric characteristic on IGZO thin-film transistor and the annealing temperature could decrease to low than 400°C and exhibited a mobility of 0.1 cm²V⁻¹s⁻¹.

Additionally, we used above best result to cap SiO on the back channel of metal-oxide film, and we found that the mobility increased obviously with increasing the percentage of capping ratio. We also discussed some possible physical mechanism on it. The optimized electric characteristic of indium-gallium-zinc-oxide TFT was attained a mobility around 15 $\text{cm}^2\text{V}^{-1}\text{s}^{-1}$, sub-threshold swing of 0.4 V/decade, on/off ratio of × 10⁶ and V_T of 0.11 V in high annealing temperature (600°C); we could get a 411111 mobility of 1 cm²V⁻¹s⁻¹ in low annealing temperature (400°C).

The same result was found in dual gate thin-film transistor with capping Calcium. The physical mechanism was different from capping SiO.

Here we discussed a lot of possible mechanisms of indium-gallium-zinc-oxide thin-film transistors and it's useful for future developing for high performance metal-oxide TFTs.

Acknowledgement

廢廢的我要走了,相比我意氣風發的來。我緩緩的招手,告別兩年的學涯。 那壬冉的甘苦歲月,就這樣輕巧從我的腋下溜走了。遺留下來的只是那充滿 著青春的汗臭味跟肥碩的回憶。遙想當年,那一個青澀的小蘿蔔頭就這樣蹦蹦跳 跳的來到了這一個大家庭,在此我也度過了我那充滿傳奇的兩年生活。感謝冉曉 零教授這兩年多的指導,帶給我非常多新觀念的衝擊,此外也讓我領悟一些人生 大道理,而且能認清自己的弱點,勇敢面對恐懼。能坦然接受失敗,驕傲不屈。 再來,需要感謝的當然就是武衛跟長紘這兩位學長。武衛學長在這兩年內給 我許多實用的建議,並且在我最需要溫暖的時候給予我最大的支援。長紘學長在 實驗的積極態度也惠我良多。我在這兩位學長的引領之下,擁有積極的求知慾。 此外,長紘學長也是實驗室的開心果,他擁有的極度自信真是令我大開眼界,值 $T_{\rm H\,III}$ 得我輩效法。此外,我還要另外感謝兩個人,家新和洪正。由其是家新,讓我在 轉換跑道由 SCLT 到 TFT 的時候能毫無困難的就能銜接上去。身為人生奮鬥組 的哥兒們,洪正在趕論文的五、六月給我一些很溫暖的鼓勵,當我內心非常徬徨 的時候,看到你在 Battle,馬上就能讓我心坎注入了一劑強心針,讓我備感溫馨。 祝福你在博班的道路上能走得順順利利,跟長紘一起共創 Nature 王朝。(小得沒 辦法跟隨在兩位驥尾,即日起即將投效軍旅,親赴前線,在此深表遺憾)

還要感謝一些實驗室的前輩與同儕與學弟們,讓我能在做苦悶的實驗環境中 多點生活樂趣。也要感謝一些大學的同窗好友與同鄉,當我遭遇挫折時,我還可 以回去找你們取暖。沒有你們的背後鼓勵,這兩年的時光可是很難熬的。

最後我想要抒發內心的想法。小時候,看到書上描述著大漠風光的壯麗,也 癡心妄想未來要去草原放牧。現在的我雖然朝理想越來越遠,但是我希望自己心 裡還是保持著那一份願望,希冀自己有朝一日能達成。我也希望在人生的道路上, 自己不會對自己所做的任何決定感到後悔。曾經,你差點就想要放棄了,但你畢 竟還是把他堅持住,這就對了。路是人走出來的,未來是人闖出來的。即使在未 來的道路上也許有很多荊棘刺人,但我還是相信你和你那非常聰穎的灰色腦細胞, 強弩煙飛滅。加油吧,boy!

欲知未來如何,請待來年分解。

ppwang 2011.07.18 筆

CONTENTS

Figure Captions

Fig. 3.13 The evolution of electric parameters (a) Mobility, (b) V^T (c) S.S. (d)

On/off ratio for different percentage of capping area in dual gate IGZO TFTs.(the black line represented STD devices and blue line represented SiO-capped devices)………………………………………………………………..43 Fig. 3.14 The I_D-V_G curve and $\sqrt{I_D}$ **-V_G characteristics for IGZO (1:2:2) standard and SiO thin-film transistors with different capping ratio (the annealing temperature was 400**℃**)**.**…………………………………………..……………….44 Fig. 3.15** The I_D -V_G curve and $\sqrt{I_D}$ -V_G characteristics for standard and SiO **IGZO (1:1:2) thin-film transistors with different capping ratio(The annealing temperature was 400**℃**).…………………............................………….…………..45 Fig. 3.16 The I_D-V_G curve and** $\sqrt{I_D}$ **-V_G characteristics for standard and Ca-capped IGZO (1:1:2) thin-film transistors with different capping ratio(the** $\overline{u_{\rm min}}$ **annealing temperature was 600**℃**)………………………………………….…….46 Fig. 3.17** The $I_D \text{-}V_G$ curve and dual gate sputter a-IGZO $(1:1:2)$ thin-film **transistors with capping different materials.[29].……..…………………..……...47 Fig. 3.18 The energy band diagrams of IGZO(a) before contact (b) after contact…………………………………………………………………………….....47 Fig. A-1 The** I_p **-V_G and** I_q **-V_G curve and characteristics for top gate IGZO (1:2:2) TFT with whole SiO-capped (the annealing temperature was 400**℃**)...……..….51**

Table Captions

Table 3-8 the parameters of IGZO (1:1:2) standard and SiO-capped thin-film transistors with different capping ratio(The annealing temperature was 400℃**)...45 Table 3-9 the parameters of IGZO (1:1:2) thin-film transistors with different capping ratio (the annealing temperature was 400**℃**).……………………..……46 Table A-1 the capacitance of different dielectric layer..……………………….…51 Table A-2 the parameters of I top gate IGZO (1:1:2) with SiO-capped thin-film transistors (The annealing temperature was 400**℃**)..………………………….…51**

CHAPTER 1

INTRODUCTION

1-1 An overview of metal-oxide semiconductors thin-film transistors

Thin-film transistors (TFTs) based on metal oxide semiconductors are considered as a promising candidate for next generation semiconductor [1]. Applications of liquid-crystal displays, electrophoretic displays, and especially organic light-emitting diode displays by using metal oxide TFTs (AMOLEDs) has attract much attention for it in recent years. There are many metal-oxide semiconductors, such as Zinc-oxide (ZnO)[2-5], zinc-tin oxide film, gallium-zinc-oxide (GZO)[6], indium-zinc-oxide (IZO)[7], indium-gallium-zinc-oxide (IGZO)[8-9], Magnesium-indium-zinc-oxide (MIZO) have attracted more interest because it have many advantages $[10]$: 41111

- 1. High optical transparency because originating from their large band gap (>3eV) and transparent in visible region.
- 2. Excellent environmental stability.
- 3. Low temperature film processing compare with conventional amorphous silicon.
- 4. Low cost in fabricating the device

The metal-oxide film could be processed by many ways, including reactive evaporation, RF -sputtering, dc and ion sputtering, chemical vapor deposition (CVD), spray pyrolysis, pulsed laser deposition and molecular beam epiaxy. For example, the

amorphous IGZO thin films can be fabricated at low temperature(\sim 400°C) by physical vapor deposition such as magnetron sputtering, and the TFTs using IGZO channel exhibit excellent performance. (Field-effect mobility >10 cm²V⁻¹s⁻¹, sub-threshold swing (S.S.) <0.2 V/decade [8-9]).

Up to now, most of the methods not suited for cost down the process, and it can't be make for large area coating. So far , some inexpensive processes ,like spin-coating, ink-jet printing, chemical-bath deposition, offer solution to fabricate the device in the air and with low cost , has attractive more attention because it can applied as channel materials in TFTs.

The solution processed metal-oxide thin-film transistors is one of methods to fabricate metal-oxide film. This enables to produce large area and easy-produce **THILL!** without expensive machine. Generally, Most solution-processed metal-oxide semiconductors TFTs often require a high post-annealing temperature ($>400°C$) to get high-performance. However, below 400℃, few TFTs function is observed. [11-12].

1-2 Carrier transmission mechanism of metal-oxide semiconductors

Compared to indium-gallium-zinc-oxide and the conventional material-hydrogenated amorphous silicon (a-Si:H) transmission mechanism, the a-Si:H material composed with covalent bonds of $sp³$ orbital was easily affected by the ordering of the structure. As shown in Fig. 1.1 [13] The electronic levels and trap states was influenced by the fluctuation of the bonding angle in the a-Si:H structure [13-14]. However, the amorphous oxide semiconductors (AOSs) are quite different. As shown in Fig. 1.2, The bottom of the conduction band in the oxide semiconductors that has large ionicity is primarily composed by spatially spread metal ns (here n is the principal quantum number) orbital with isotropic shape. [13-14].

For indium-gallium-zinc-oxide film, each element in this ternary material showed various characteristics to affect the parameters of TFTs. A high concentration of Indium atom is expected to generate high carrier concentrations [15]. Since indium is a big atom and easy to lose electrons while the oxygen is a small atom and easy to get electrons from Indium. The released electron from the element of Indium may move to the conduction band when the composition of indium-gallium-zinc-oxide is lacked for oxygen [16]. It will enhance the carrier transport during the operation in 41111 TFTs. Gallium is chosen because of atomic radius of Gallium is closed to Indium. Hosono *et al.* reported that the Ga^{3+} in the a-IGZO film attract the oxygen tightly due to the high ionic potential resulted from the small ionic radius and +3 valence. And the increase of Gallium doping is seemed to decrease the processing temperature to S. J. *et al.* reported [17]. It suppresses the electron injection and induces the oxygen ions escaping from the indium-gallium-zinc-oxide film, providing relative high stability to the device. [18] Compared to the carrier concentration in the material of IZO ($\sim 10^{21}$) cm⁻³), smaller carrier concentration of IGZO ($\sim 10^{19}$ cm⁻³) was observed. [18-20] However, Gallium helps the carrier concentration of the indium-gallium-zinc-oxide film to be controlled easily. The element of Zinc in the indium-gallium-zinc-oxide film was reported to affect the crystallization of the thin film. When the ratio of the Zinc atoms in the indium-gallium-zinc-oxide film is larger than 65%, the crystalline structure was reported. [16] The crystalline structure in the indium-gallium-zinc-oxide film may degrade the electrical characteristic while the uniformity was decreased by the disorder grain boundaries.

1-3 Annealed temperature for metal-oxide film

Low temperature process metal-oxide TFTs consist unstable characteristics of performance. Large energy must be given to rearrange atoms which limited the develop of fabricating at low temperature. Some people increased annealing time at low temperature to replace the short time anneal at high temperature [32]. It was reported that doping Gallium could decrease the annealing temperature(\sim 250°C) and the mobility is $\sim 0.002 \text{ cm}^2 \text{V}^{-1} \text{s}^{-1}$. K. B. *et al.* reported a solution processed low temperature (below than 250℃) metal-oxide thin-film transistors and exhibited excellent linear mobility $(>10 \text{ m}^2\text{V}^{-1}\text{s}^{-1})$ [24-25].

1-4 Formation Mechanism of indium-gallium-zinc-oxide thin-films

Different post-annealing temperature result the different thermal behavior of the synthesized homogeneous IGZO sol was investigated [7], and the formation mechanism for the fabrication of the film was discussed. Accord to G. H. Kim *et al.* reported [26-28], the TG-DSC curve (see Fig. 1.2) show a significant mechanism. The IGZO sol-gel precursors transfer $InGaZn_2O₅$ film has three steps when increased the post-annealing temperature. At $60 \sim 130^{\circ}$ C, the IGZO precursors decompose and hydrolysis are shown in (formula (1)). Because the large weight loss in Fig 1.2, the $Zn(OAc)_2.2H_2O$, $In(NO_3)_3.2H_2O$, and $Ga(NO_3)_3.2H_2O$ were decomposed and then hydrolyzed to M–OH, such as $Zn(OH)_{2}$, In(OH)₃ and Ga(OH)₃ with the help of MEA. Since the MEA (weak base) is considered as a stabilizer and help decompose of weak acid. The large weight loss because the amount of impurities was evaporated at the first step. In the second step, the Dehydroxylation and alloy is observed due to the O $-H$ bond damage and the metal-oxide formation in 190 \sim 210°C (formula (2)). The third step is the amorphous IGZO transfer to poly-crystalline IGZO (formula (3)). In \overline{u} this crystallization process, the temperature of formatting crystal IGZO are different with different doping ratio. The doping of Indium ratio decreased the grain size and hind the crystallization of IGZO. Since the $InO₂$ had a cubic structure, (different in GaO(ZnO)_m⁺, wurtzite structure). So the solubility of In³⁺ is limited and the insoluble of InO₂⁻ could result in the cubic stacking faults in the InGaZn₂O₅ layer and layer. In our study of IGZO film, when the annealing temperature at 600℃, the amorphous phase still be observed with the help of SEM and AFM; the ZnO films showed crystallization in the lower temperature, 250℃, respectively.

 $2Zn(CH_3COO)_2.2H_2O + Ga(NO3)_3.3H_2O + In(NO_3)_3.3H_2O \rightarrow 2Zn(OH)_2 + Ga(OH)_3$

$$
+\ In(OH)_{3}+4CH_{3}COOH(\uparrow)+6HNO_{3}(\uparrow) \dots \text{formula(1)}
$$

 $2Zn(OH)_2 + Ga(OH)_3 + In(OH)_3 \rightarrow InGaZn_2O_5 + 5H_2O(†)$ ……......**formula(2)**

Amorphous InGaZn2O5*→* polycrystalline (nanocrystalline) InGaZn2O5.**formula (3)**

1-5 Materials-capped for metal-oxide semiconductor thin-film transistors

According to our early investigated in RF sputtering a-IGZO TFTs (Fig. 1-3), material- capped in modifying back channel of a-IGZO TFTs could adjust the threshold voltage in both positive and negative directions with capping different materials [29] (Fig. 1-4). That is because the different work function and induce the band bending in IGZO band tail states. This indicates a back gate bias (V_{BG}) is contributed from the intrinsic built-in voltage between IGZO body and the materials. $T_{\rm H\,III}$ The TFTs operate at enhancement mode (normal off) or depletion mode (normal on) look the work function of materials.

1-6 Thesis outline

In chapter 1, we introduced the development and theorems of IGZO based transistor. The film mechanisms of metal-oxide are introduced. The experiment setup, instrument and extraction parameters will be introduced in chapter2. The conventional metal-oxide thin-film transistors and materials-capped TFTs are shown in chapter 3. In chapter 4, we make a conclusion of our experiments and future work.

FIGURES of CHAPTER 1

a Covalent semiconductors, for example, silicon Crystalline

 $\mathbf b$

Post-transition-metal oxide semiconductors

Crystalline

Amorphous

Amorphous

Fig. 1.1 The carrier transport paths in covalent semiconductors and AOS [12].

Fig. 1.3 Conventional bottom gate metal-oxide thin-film transistor.

Fig. 1.4 Materials-capped metal-oxide thin-film transistor.

CHAPTER 2

EXPERIMENT SETUP

2-1 Experimental procedure

In this section, device structure and process flow of the sol-gel metal-oxide films

based on TFTs and materials-capped TFTs used SiN_x as dielectric was illustrated.

Conventional bottom gate TFTs

2-1.1 Sample preparation (wafer)

As shown in Fig. 2.1, a 6-inch p-type heavily-doped silicon wafer was used as substrate and gate electrode for fabricating top-contact bottom-gate TFTs.

1. Deposition of SiN^x dielectric:

1000Å silicon nitride (SiN_x) developed dielectric layer to fabricate metal-oxide 41111 devices. The SiN_x layer was deposited using low pressure chemical vapor deposition (LPCVD) at 780°C with gases of NH₃ and SiH₂Cl₂.

2. Removed SiN^x on backside:

The backside silicon nitride on the silicon wafer was etched by reactive ion etching (RIE). Prior to etching SiN_x , photo-resist FH-6400 was coated on the foreside of silicon wafer for protection. To remove SiN_x layer on the back electrode of subtract, gases including Oxygen (O_2) 5sccm and Tetrafluoromethane (CF_4) 80sccm were induced. The process pressure and RF power were controlled about 15.0 Pa and 100W, respectively. After the RIE process, photo resist FH-6400 on the foreside of silicon wafer was removed by using Acetone. After, the SiN_x /wafer clean process including $SC₁$ and $SC₂$ was required.

3. Cleaned the substrate:

Before started the experiment, the SiN_x must be cleaned. Added acetone, isopropanol in ultrasonic 10 to 20 minutes, then we used amount of DI water to remove leftover solution, and dried by N_2 air and baked on hot-plate to assure the sample hold drying.

4. Metal-oxide thin-film formatted

The methods of producing metal-oxide sol-gel precursors were described at 2-2. In order to assure the metal-oxide films uniform, the sample placed in UV-ozone for 5 **THILL!** to 10 minutes. Solution was spin-coated onto substrate for 1 to 3 times at a speed of 3,000 rpm for 30s and pre-heated at 200 ℃hotplate in the air for 3 min after each film coating.

5. Post-annealing:

We used anneal furnace to anneal our sample. The annealing temperature was 200℃, 300℃, 400℃ and 600℃. The annealing time started from room temperature to the temperature 10 min and lasted for 1h. Then the sample was placed in furnace until the substrate decreased to room temperate.

6. Wet-etching for metal-oxide films:

Put the sample on 170℃ hotplate for least 5 minutes, and put the stick negative PR onto sample. Next step was using UV lithography through defined shadow mask for 32 seconds (3W). Immersed the sample in preparing K_2CO_3 into DI water (the percentage for K_2CO_3 : DI water = 20mg: 1ml) for 50 to 60 seconds, then washed the remaining negative PR by DI water. We must remove the residue PR by using develop solution, and then etching by dilute $HCl_{(aq)}$ (the dilute percentage for $HCl_{(aq)}$:DI water =1:4) solution with 100°C for 4 to 10 seconds. Finally, put the sample on 120°C hotplate for 10 minutes, remove PR by tweezers. Finally the active layer would be defined.

7. Deposited Source and Drain electrode

Source and Drain electrode was deposited as Fig. 2.1. The metal materials of Al were always used as Source and Drain electrodes on the metal-oxide TFTs. A 1000Å -thick Al film was deposited by using thermal coater and the rate of depositing Al was 2.5Å /s. The electrodes were patterned by shadow mask. The channel length varied from 200μm to 700μm and width was hold at 1000μm, respectively.

Materials-capped metal-oxide transistors

2-1.2 Materials-capped (SiO, Calcium)

After the bottom gate TFTs finish, different capping materials were deposited on

STD device as Fig. 2.2. In this case we used IGZO as metal-oxide film. A thick-1000Å SiO-capped was deposited by thermal coater and the rate of depositing SiO was 0.2 to 0.5\AA/s . The SiO film was patterned by shadow mask and the capping length was 100μm, 300μm, 500μm with the width/length was 1000μm/300μm, 1000μm/500μm and 1000μm/700μm, respectively. For Ca/Al film, 350Å Calcium was deposited with rate of 0.3 Å/s and 1000 Å Al was deposited to avoid Calcium oxidation.

2-2 Fabricated of sol-gel metal-oxide precursors

In this section, ZnO, GZO, IGZO precursors would be described at 2-2.1, 2-2.3, 2-2.3. In our sol-gel metal-oxide precursors used 2-methoxyethanol (2-MOE) as a solvent, mono-ethanolamine (MEA) as a stabilizer. Zinc acetate dehydrate **UIIII** $(Zn(OAc)_2 \cdot 2H_2O)$, gallium nitrate hydrate $[Ga(NO_3)] \cdot xH_2O]$ and Indium nitrate hydrate $[In(NO₃)₃ · xH₂O]$ powder used as Zinc. Gallium and Indium precursors. MEA could help the hydrolysis in precursors. When high temperature treated, the stabilizer were be evaporated and into air atmosphere.

2-2.1 ZnO precursors

The zinc-oxide precursor solution was first mixed 2-MOE and MEA. After stirring for 10 min, $(Zn(OAc)_{2} \cdot 2H_{2}O)$ added to the solution. The solution continued to stir at least 12h in different stirring atmosphere to form stable sol-gel solution. The last prescription for us was 2-MOE 10ml, MEA $0.28g$, $(Zn(OAc)_2 \cdot 2H_2O)$ 1g. We adjusted the stirring atmosphere in glove box, stirred normal and vigorously in air and stirred in high temperature (60° C).

2-2.2 GZO precursors

The method was similar to ZnO precursor, after adding $(Zn(OAc)_2 \cdot 2H_2O)$, dissolving amount of Gallium with a doped ratios of 0 at%, 1 at% and 5 at% with Zinc acetate into solvent.

2-2.3 IGZO precursors

After adding zinc precursor into solvent, $[Ga(NO₃)₃ · xH₂O]$ and $[In(NO₃)$ $_3 \cdot xH_2O$] were dissolved into to the solution. The best prescription presently was 2-MOE 1ml, MEA 2.52g, $(Zn(OAc)_2 \cdot 2H_2O)/1g$, $[Ga(NO_3) \cdot 3 \cdot xH_2O]$ 1.165g, I $[In(NO₃)₃ · xH₂O]$ 0.890g, The molar ratio for Indium : Gallium : Zinc (In:Ga:Zn) was 1:2:2 (atomic ratio).

2-3 Operation mechanism and parameter of transistors

2-3.1 Operation mechanism

The sol-gel ZnO, GZO and IGZO TFTs are n-type materials and voltage applied to form a channel (although the doping will result the devices are operated at depletion mode or enhancement mode). The channel is where delocalized electrons accumulate near the active layer and insulator interface when a voltage was applied to the gate electrode. As the channel was formed, a voltage applied to the drain electrode of the TFTs, these delocalized electrons in the accumulation layer are extracted from the channel, giving rise to drain current path through the TFTs. The later section we will report the definition of linear region and saturation region and their current function.

2-3.2 Linear regions

Since the metal-oxide semiconductor films in our experiment is an n-type materials, as a small drain voltages, i.e., voltages smaller than the gate voltage minus the threshold voltage, $V_{DS} < V_{GS} - V_T$, the linear region equation could be applied to metal-oxide TFTs and could be expressed as

 μ ..…………………………Linear region

where the threshold voltage(V_T) is the voltage at which the intercept point of the square-root of drain current versus voltage when the device operate in saturation mode, C_{OX} is the insulator capacitance, μ_{lin} is the linear mobility of the electrons, W is the width of the channel, L is the length of the channel. V_{GS} and V_{DS} are the gate-to-source and drain-to-source voltage, respectively.

2-3.3 Saturation regions

As the drain voltage reaches the pinch-off voltage, i.e., the voltage at the channel near the drain is depleted of carriers, thus the current independent of the drain voltage and is given by

$$
I_{DS} = \frac{1}{2} C_{eff} \mu_{sat} \frac{W}{L} (V_{GS} - V_T)^2
$$
.................. Saturnence 1.584.

2-3.4 Mobility

The field effect mobility (μ _{FE}) is determined by the orientation of active layer molecules near gate dielectric. Therefore, gate dielectric surface states strongly affect the device μ _{FE}. μ _{FE} can be extracted to the linear mobility or saturation mobility. A large mobility value means that the device can conduct more current. Generally, mobility can be extracted from the transconductance maximum gm in linear region: $g_m = \left[\frac{\partial}{\partial x}\right]$ $\frac{\partial \text{diss}}{\partial \text{V}_{GS}}$ V $=\frac{W\mu_{\text{lin}}C}{I}$ ……………………………Linear region The field effect mobility in the linear region could be extracted from the transconductance and this equation can be expressed as $\mu_{lin} = \frac{L}{WV_{DS}}$ ……………………………………....………Linear region The saturation mobility is another commonly used type of mobility. It is extracted from an I_D-V_G curve when the device is biased in saturation, and could be extracted

from the transconductance and this equation can be expressed as:

 μ ………..….………Saturate region

Then:

μ ………………………………………Saturate region

In the chapter 3, we would use μ represent μ_{sat} .

2-4 Experimental instruments

2-4.1. Spin coater

Spin coated process is suitable especially for dissolvent materials. The active layer can be fabricated by spin coating. The initial spin speed determined the thickness of thin film, and the final spin speed determined the uniformity of the film. After spinning, the pre-heat process is proceeded to evaporate the solvent of the solution quickly and let the process active thoroughly.

2-4.2. Thermal evaporation

Material like aluminum (Al), silicon oxide (SiO_x) is deposited as the contact layer by using thermal evaporation. The thermal evaporation deposition technique consists of heating the metal to evaporate and deposit on the cold substrate. The $\sqrt{1111}$ process pressure was controlled about 5×10^{-6} torr to avoid the vapor to react with atmosphere. The average energy of the vapor atoms reaching to the substrate surface is about 10 eV.

2-4.3. Four-point probe resistivity measurement

The four-pint probe configuration is usually used to measure the sheet resistance of a semiconductor. Four identical probes are placed in a linear configuration, equally spaced, along the sample. Current is forced through the outer probes, while the voltage is measured across the inner probes. The voltage is measured using a high impedance meter, which minimizes the current flow, thereby minimizing the contact resistance to a negligible value.

2-4.4. Atomic force microscope measurement

Since we expect ZnO film are different from IGZO and GZO film, atomic force microscope (AFM) is used to measure surface morphology on a scale from angstroms to 30 microns. It scans samples through a probe or tip, with radius about 20 nm. The tip is held several nanometers above the surface and using feedback mechanism that measure interactions between tip and surface on the scale of nanometers. Variations in MUIT. tip height are recorded when the tip is scanned repeatedly across the sample, then producing morphology image of the surface. In this experiment, the used equipment is Digital Instruments D3100 as shown in Fig. 2-3 and the used active mode is tapping **THEFT AND IN** mode.

FIGURES of CHAPTER 2

Fig. 2.1 Metal-oxide TFTs fabrication process.

Fig. 2.2 Materials-capped TFTs structure.

IUPAC name	Molecular formula	Molar mass(g/mol)	Boiling point(\mathcal{C})	Density($g/cm3$)
2-methoxyethanol	$C_3H_8O_2$	76.09	124-125	0.965
monoethanolamine	C_2H_7NO	61.08	170	1.01

Fig. 2.3 Chemical structures of the (a) 2-methoyxethanol (b) monoethanolamine (c) the chemical properties.

CHAPTER 3

RESULT and DISCUSSION

3-1 The leakage of solution-processed metal-oxide TFTs

In our experiment, a 100-nm-thick layer of thermal silicon nitride (SiN_x) was grown onto silicon wafers to serve as the dielectric and the capacitance was 5.31×10^{-08} F/cm². To avoid producing a large current, the metal-oxide films were isolated by a wet etching process with dilute hydrochloric acid (HCl_(aq): DIW=1:5). If the active layer were not isolated, the leakage current path from drain electrode or source electrode to gate electrode by the whole active layer result a large leakage current and ruin the TFTs device. In the ideal condition, $I_D+I_S+I_G=0$. Decrease the gate leakage would induce the origin of drain current or source current. \overline{u} Fig. 3.1 showed the transfer characteristics of the zinc-oxide TFT at a drain-source voltage V_{DS} of 40V, the annealing temperate was 600° C, exhibiting a typical n-channel enhancement field-effect behavior. It clear sees that the I_G current in black dash line is larger than the red dash line. And the I_G current maintained at $10^{-9}(A)$ even in large gate voltage. The sub-threshold swing, S.S, decreased from 5.54(V/decade) to 0.64(V/decade), without wet etching and after wet etching, respectively. The good performance for pattern TFTs avoided large leakage currents and increased the TFTs device stability.

3-2 Bottom gate top contact zinc-oxide TFTs

Metal-oxide is a flexible material with easily tunable phases that can crystal to amorphous or crystallization. Oxygen vacancy is an accepted electron donor in metal -oxide film. Therefore, the oxygen quantity significantly influences the conductivity or carrier concentration in metal oxide. As regard to the application on semi-conductive metal-oxide, the oxygen ratio controlling seems critical and important. In solution processed metal-oxide TFTs, There are some experiment parameters to controlled oxygen ratio, such as adjusted the process atmosphere $(N_2,$ O2), adjusted the process annealing temperature and adjusted the precursor solutions. A set of experiment parameters could determine the final oxygen ratio or carrier concentration in metal-oxide films. In our study, in order to get the best performance **THILL** of TFTs, we tested above methods and process conventional TFTs. This study was expected to provide a useful guideline to do other device structure.

3-2.1 Zinc-oxide TFTs characteristics in different precursor solution stirred atmosphere

In order to get high mobility, low sub-threshold swing and near zero threshold voltage TFT, we adjusted different precursor solutions atmosphere to fabricate ideal metal-oxide film. In the section, the annealing temperature for zinc-oxide 3-layers was hold at 600℃. From the beginning, we produced colorless, clear solutions with molar concentration 0.30M (ZnO) in glove box, but the threshold voltage was -19.77V. The negative threshold voltage, beyond we expect (See in Fig. 3.2 and Table 3-1).

Y. S. *et al.* reported that the precursor solution stirred in air would enhance the IPCE of organic solar cell. [30] We tested this method for further investigation. In fabricating the zinc-oxide precursor (the concentration for precursor solution was 0.43M), we placed the precursor onto the hot-stirring (stirred rate was 250rpm/s) in air atmosphere at room temperature for 12 h for the hydrolysis reaction in air. The V_{off} and V_T we estimated at this moment was slightly positive shift than early, moved to -2.15V. When zinc-oxide precursor solution stirred rate raise to 400rpm/s, the threshold voltage moved unobvious. Saturation mobility from 1.76 $\text{cm}^2\text{V}^{-1}\text{s}^{-1}$ slight increased to 2.24 cm²V⁻¹s⁻¹, and V_T positive shifted so slightly that we did not find almost. We raise the film annealing temperature up to 60° (placed in hot-stirring $T_{\rm H\,III}$ with 250rpm/s and 60°C), the mobility decreased slightly, but the V_T and V_{off} became more positive, even though the on current, on/off ratio, was small than the devices we produced than before, but the positive threshold voltage seemed important to further work. The negative V_T in such case no matter zinc-oxide thin-film transistor and indium-gallium-zinc-oxide thin-film transistor may be observed, there might have some mechanism in it. We considered that there was one or all of following reasons. First, when the solutions were stirred at high temperature in air atmosphere, the solvent of 2-MOE might be evaporated, resulting the thickness of zinc-oxide film

would thicker than we expected. Second, stirring at high temperature might result the change of metal-oxide precursors. In order to realize that first reason was right or wrong, we designed to vary different active layers to make the zinc-oxide TFTs. From Fig. 3.3, the thicker thickness may result the more negative V_T . This result told us evaporating of solvent could not induce the threshold voltage shifted to positive. The phenomenon for negative threshold voltage shift was conjectured because when the thickness of zinc-oxide film increased, we must need more negative voltage to suppress the TFT. [10] Contrary to the thickness of metal-oxide film, the primarily cause for negative shift of zinc-oxide precursor solution stirred in glove box is because the different ratio for oxygen vacancies. Since the precursor stirred in glove box was at a atmosphere of lock of O_2 , the lock of O_2 induced the incomplete of 41111 precursor and result the conducted was lead by metal ion stacking in metal-oxide film, the performance of TFTs was because of rising a larger number of oxygen vacancies and zinc interstitials. The precursor solutions stirred in air atmosphere or at high stirred temperature seemed increased the rate of hydrolysis of zinc-oxide precursor complete so that we only need small gate voltage, the TFT devices turn on quickly. Besides, the highest mobility we extracted was

2.24 cm² $V^{-1}s^{-1}$ (the precursor solution stirred vigorously in air at room temperature) (see Tab 3-1).

We observed similar result in AFM (see Fig. 3.4). When the zinc-oxide precursor solution stirred in air at 60℃, the roughness for zinc-oxide film seem different from zinc-oxide precursor solution stirred at room temperature. The large crystal for zinc-oxide film supported our hypothesis so that we could adjust the precursor solution atmosphere to control the threshold voltage we want.

3-3 Bottom gate top contact gallium-zinc-oxide TFTs

Although zinc-oxide TFTs exhibited high on/off ratio, high mobility (\sim 2.24 $\text{cm}^2\text{V}^{-1}\text{s}^{-1}$) at high annealing temperature, but the zinc-oxide TFT had a poor performance in lower annealing temperature, result we find other new metal-oxide film to replace zinc-oxide film. The spin-coated 3 layers gallium-zinc-oxide films were prepared on the $\sin X_x$ gate insulator layer at 600 °C to investigate electrical \overline{u} properties. Fig. 3.5 and Table 3-2 showed the Transfer I_D-V_G curves and parameters of the gallium-zinc-oxide TFTs. In early study [17], we had known the drain-to-source current and mobility of the gallium-zinc-oxide TFTs would lower than zinc-oxide TFTs. But the threshold voltage of gallium-zinc-oxide TFT negative shifted beyond our expected. In the W. J. Park *et al.* research [6], the Hall mobility and carrier concentration would increase with increase Gallium doping, and then get a maximum, finally decreased with increasing Gallium atom ratio. This was because when carrier concentration increased, the conductance increased with a consistent result. Generally speaking, less conductance showed positive threshold because more interface trap density. High trap density caused a larger threshold voltage since more voltage was required to fill in. The V_T of the 5 at% gallium-zinc-oxide TFT (-27,10V) was more positive than 1at% GZO TFT (-24.95V), we conjectured that the carrier concentration for 5at% GZO TFT was lower than 1 at% GZO TFT. But after all, the negative shifts of the GZO TFTs were not we want.

3-4 Bottom gate top contact indium-gallium-zinc-oxide TFTs

Since the annealing temperate and the carrier concentration limited developing of the zinc-oxide and gallium-zinc-oxide TFTs, indium-gallium-zinc-oxide film effect transistor, was regarded as a new doping metal-oxide film compare to above metal-oxide TFT. It had studied that adjusting composition of indium, gallium and \overline{u} zinc molar ratio could get different performance of TFTs [6], [10], [31]. In our devices, The mole ratio of In:Zn was fixed as 1:2 and In:Ga was varied from 1:1 to 1:2 (i.e., the following mole ratios were prepared by In:Ga: $Zn = 1:1:2$ and 1:2:2). Similar to 3-2.1, we wanted to produce high mobility, positive sub-threshold voltage $(V_T>0)$ in low annealing temperature. In this section, we would discuss the different annealing temperature of the indium-gallium-zinc-oxide TFTs, different precursor stirred atmosphere and the different doped ratio of the indium-gallium-zinc-oxide TFTs.

3-4.1 The precursor solutions in different stirring atmosphere

3 layers of indium-gallium-zinc-oxide films were spin-coated onto the SiN*^x* substrate at 600 °C annealing temperature to investigate the device electrical properties. Fig. 3.6 and Table 3-3 are I_D-V_G curve and parameters of the indium-gallium-zinc-oxide thin-film transistors with different molar ratio and the different stirring temperature. From Fig. 3.6, we observed similar result contrary to zinc-oxide thin-film transistors (see chapter 3-2.1). When the precursor solutions were stirred at room temperature, the V_T for IGZO (1:1:2) and IGZO (1:2:2) were -10.78V and -2.24V, respectively. But when the solutions were stirred at 70°C, the V_T all positive shift from -8.74V (1:1:2) to 3.73V (1:2:2), respectively. the more negative V_T for IGZO(1:1:2) had been discussed in early paper[6], that was because the structure 41111 of indium-gallium-zinc-oxide consists of alternate stacking of $InO₂$ layers and $GaO(ZnO)_m$ ⁺ blocks. Increased Gallium doping ratio would reduce the doped sensitivity to the O_2 partial pressure. Since the bonding of O-Ga-O larger than Zn-O and In-O bonding, Gallium doping increased would result the decreased in oxygen vacancies and decrease in mobility, in other words, Gallium content doping would decrease the electro-negativity and carrier concentration, resulting the positive shift in V_T in order to fill in the prefilled of trap states in compensate the lock of oxygen vacancies. The Indium doping also affected the result. Since the $InO₂$ had a cubic

structure, (different in GaO(ZnO)_m⁺, wurtzite structure). So the solubility of In³⁺ was limited and the insoluble of $InO₂$ could result in the cubic stacking faults in the IGZO layer and layer. Increasing the In molar ratio would let the stacking layer of $InO₂$ more than we expected and enhance the metal character, resulting the V_T negative shift when increasing the In molar ratio, that was why the device of the In:Ga:Zn=3:1:2 thin-film transistor we produced couldn't turn off at the quite negative gate-to-source voltage and the drain current was still on(the data was not shown in here).

3-4.2 The different annealing temperature for IGZO (1:2:2) TFTs

Fig. 3-7, Fig. 3-8 and Table 3-4 showed when decreased the post-annealing temperature, the decreased in mobility and on/off ratio. We hoped to produce the 41111 thin-film transistors with low temperature during post-annealing. The oxide-lattice formation and oxygen-vacancy generation depends primarily from the annealing temperature. Although the mobility in low temperature seemed crucial, we still observed the characteristics of thin-film transistors. The mobility ($\sim 10^{-4}$ cm₂V⁻¹s⁻¹) and negative V_T (-51.64V) for 200°C Thin-film transistor limited the application of indium-gallium-zinc-oxide, but contrast to the low post-annealing temperature devices, the high annealing temperature limited the choose of insulator and electrode. The IGZO (400℃) and IGZO (600℃) showed sensible character. The next section we used 400℃ and 600℃ annealing temperature to continue the later experiment.

3-4.3 The influence of stabilizer in indium-gallium-zinc-oxide TFT

In the above experiment, we used the same stabilizer contrary to zinc-oxide precursor solution to do our indium-gallium-zinc-oxide device test. But for indium-gallium-zinc-oxide case, the film seem so rough that the contacts for indium-gallium-zinc-oxide and electrode or dielectric are poor (Fig. 3-9). The roughness for indium-gallium-zinc-oxide film was 18.55nm and beyond our expected. We want to get smooth surface in indium-gallium-zinc-oxide film and applied to SCLT (space-charge-limited transistors) in future, so we want to solve the problem. Some paper had reported [31] that adding more stabilizers into the precursor solution to form a uniform sol-gel solution. The molar ratio of ethanolamine to indium, \overline{u} gallium and zinc was maintained as 5:1, 1:1, and 1:1, respectively. We used the prescription to form indium-gallium-zinc-oxide film and found that the roughness for indium-gallium-zinc-oxide film decreased to 0.52nm. Then we used the new indium-gallium-zinc-oxide film to make TFT and find that the mobility had enhanced to \sim 2cm²V⁻¹s⁻¹ (Fig. 3-10). The large enhance in mobility we guessed that was the solubility limit in indium precursor powder that we must added more stabilizer to let indium pre-reaction to form a gel. If not enough stabilizer added, the precursor did not pre-action completed and let the $InO₂$ precipitated, and it induced the large roughness in AFM. The smooth indium-gallium-zinc-oxide film could let us replace zinc-oxide film to form a pore film structure, and did not damage the device.

3-5 The standard thin-film transistor with materials-capped

In the early investigate of sputter indium-gallium-zinc-oxide Thin-film transistor [29], capping some materials onto standard thin-film transistor could adjust the threshold voltage, enhanced the drain current and result raising the mobility of devices. The physical hypothesis of enhancing drain current and mobility must be check in further investigate, but it give a way to get high performance in low annealing temperature.

3-5.1 SiO-capped onto standard indium-gallium-zinc-oxide thin-film transistor

The standard solution-processed indium-gallium-zinc-oxide TFTs with different channel length showed in Fig. 3-11 and Table 3-5, and Fig. 3-1, Fig.3-12, Table 3-6 presented the transfer characteristics of SiO-capped indium-gallium-zinc-oxide thin-film transistors with different percentage of capping layer. In this time we defined a new parameter, capping ratio. And Capping ratio $=$ $\frac{\text{Capping length}}{\text{channel length}}$. During device operation, the materials were floated and no bias voltage across it. The materials-capped layer for SiO did not form a current leakage path from source electrode to drain electrode. As compared with standard TFT, the threshold voltage

did not change obviously but the mobility increased from 2.32 $\text{cm}^2\text{V}^{-1}\text{s}^{-1}$, 2.60 cm²V⁻¹s⁻¹ and 2.11 cm²V⁻¹s⁻¹ to 3.31 cm²V⁻¹s⁻¹, 10.2 cm²V⁻¹s⁻¹ and 15.2 cm²V⁻¹s⁻¹ with increasing the capping ratio, respectively. The enhanced in mobility because increased the drain current. Besides, all these materials-capped devices possessed a compared sub-threshold swing (0.31–0.47 V/decade) and threshold voltage (-0.48–0.11V). We considered the enhance mobility of the devices because the capping of SiO layer would grab the oxygen in the interface of indium-gallium-zinc-oxide, and result the oxygen vacancies increased on the back surface. Since $V_0^x = \frac{1}{3}$ $\frac{1}{2}O_{2(g)} + V_0 + 2e^-$, the oxygen vacancies will produce two free electrons and there are a gradient of electrons in the back surface. The high carrier concentrations of free electrons will decrease the series resistance on back surface, and there are more pathways for electrons to across \overline{u} IIIIV from source electrode to drain electrode. The drain current increased from 10^{-5} to 10^{-4} (A) in gate voltage at 20V, and with the increase of capping ratio, the saturation mobility increased more obvious. Besides, the sub-threshold swing and on/off ratio(\sim 10⁶) did not change a lot. This revealed the good characteristics of capping SiO indium-gallium-zinc-oxide thin-film transistor.

In order to get high mobility at low annealing temperature (about $\sim 1 \text{ cm}^2 \text{V}^{-1} \text{s}^{-1}$), we decreased the annealing temperature (400℃) to produce standard and SiOIGZO(1:1:2 and 1:2:2) thin-film transistor (Fig. 3.14, Table 3-7, Fig. 3.15 and Table 3-8). The IGZO (1:2:2) TFT mobility was so slightly (different in the early we mentioned); we guessed the instable in low annealing temperature and result the breakdown of increasing mobility. Since the oxygen vacancies increased because the grabbing of oxygen in capping SiO, when the devices placed in the air atmosphere long time, the oxygen in air would fill the oxygen vacancies in the back surface and result the decreasing of oxygen vacancies.

Contrast to IGZO (1:2:2) TFTs, IGZO (1:1:2) TFTs showed large enhance in mobility in the low annealing temperature (400℃) (Fig. 3.15 and Table 3-8). The mobility enhanced from ~ 0.1 cm²V⁻¹s⁻¹ to ~ 1 cm²V⁻¹s⁻¹. This result let us find some ways to produce low temperate IGZO TFTs with high performance.

3-5.2 Calcium-capped onto standard indium-gallium-zinc-oxide thin-film UTHILL!

transistor

Fig. 3.16 showed the I_D-V_G curve for capping and uncapping devices with different channel lengths (i.e. the capping ratio were 3/5 and 5/7, respectively). The composition of indium-gallium-zinc-oxide was 1:1:2 and the annealing temperature for indium-gallium-zinc-oxide were at high temperature (600℃). There are significant V_T negative shifts whether the increase in capping ratio. The slopes of I_D-V_G curves were raised by metallic capping layers, indicating a significantly improved field effective mobility. The results similar to the early investigate (Fig. 3.17). Table 3-9 lists the extracted typical parameters of IGZO (1:1:2) TFTs. The $\triangle V_T$ is the threshold voltage difference between standard and Calcium-capped devices. The $\triangle V_T$ is -9.96V, -8.74V with different capping ratio, respectively. The hypothesis of the enhancing mobility and V_T shift had been demonstrated from the sputter a-IGZO TFTs [29]. Fig. 3-18 was the band diagram of indium-gallium-zinc-oxide and Calcium. After contact with Calcium, The injected electrons accumulate near the interface between indium-gallium-zinc-oxide and Calcium to form a channel. The system could be regarded as a conventional dual Gate TFT that has a control gate with a positive gate-to source voltage (normal on). The voltage is contributed from the work function difference, $(\Psi_{IGZO} - \Psi_{Ca})/e$. Because Calcium generated a channel on the indium-gallium-zinc-oxide back surface, the V_T became more negative to suppress 411111 the initially existed channel to turn-off the device depletion mode TFT. The electrons injected on the interface between the indium-gallium-zinc-oxide film and dual gate (Ca) and formed a channel. The high conductance channel provided a pathway of electron transmit. This result enhanced the drain-to-source current, about one order. And the mobility improved with the slope of $\sqrt{I_D}$ -V_G, from 1.28 cm²V⁻¹s⁻¹ to 13.2 $\text{cm}^2\text{V}^{-1}\text{s}^{-1}$ (capping ratio was 3/5) and 1.17 $\text{cm}^2\text{V}^{-1}\text{s}^{-1}$ to 13.7 $\text{cm}^2\text{V}^{-1}\text{s}^{-1}$ (capping ratio was $5/7$), respectively.

FIGURE of CHAPTER 3

Fig. 3.1 The I_p **-V_G curve of the ZnO TFTs with and without wet etching (the annealing temperature at 600**℃**)**

Fig. 3.2 The I_D-V_G curve and $\sqrt{I_D}$ **-V_G characteristics of the ZnO TFTs by**

adjusting precursor solution in different atmosphere. (The channel width /channel length, W/L=1000μm /200μm)

atmosphere	Stirred	Avg(max)	$V_T(V)$	S.S.	On/off	On
		mobility		(V/decade)	ratio	current(A)
Glove	slightly	0.57(0.68)	-19.77	0.72	$1.82E + 07$	1.19E-4
box(RT)						
Air(RT)	slightly	1.76(2.2)	-2.15	0.69	$5.76E + 06$	9.32E-5
Air(RT)	vigorously	2.24(2.88)	-1.67	0.3	$1.93E + 07$	9.90E-5
Air(RT)	slightly	1.02(1.20)	4.70	0.35	$3.38E + 06$	3.23E-5

Table 3-1 the parameters for ZnO TFTs by adjusting precursor solution in different atmosphere.(The ZnO film annealed at 600℃**) (The channel width /channel length, W/L=1000μm /200μm)**

Fig. 3.3 The I_D-V_G curve and $\sqrt{I_D}$ **-V_G characteristics for different channel layers of the ZnO TFTs.(The precursor solution was stirred in glove box at RT)(The channel width /channel length, W/L=1000μm /200μm)**

Fig. 3.4 AFM images of different precursor solutions stirring atmosphere (a)stirred slightly (b)stirred vigorously (c) stirred slightly at 60℃**.**

Fig. 3-5 The I_D-V_G curve of the GZO TFTs according to different **Ga-incorporated solutions. (the solution stirred in air at RT) (The channel width /channel length, W/L=1000μm /200μm)**

Annealing	Ga doped	Avg(max)	$\rm V_{T}(V)$	S.S.	On/off	On)
temperature	ratio	mobility(cm^2/V .s)		(V/decade)	ratio	current(A)
600° C	1at%	1.94(1.95)	-27.10	1.84	$2.96E + 0.5$	5.84E-4
600° C	5at%	1.10(1.15)	-24.95	1.45	$1.43E + 05$	1.61E-4

Table 3-2 the parameters for GZO TFTs according to different Ga-incorporated solutions. (Solution was stirred in air at RT) (The channel width /channel length, W/L=1000μm/200μm)

Fig. 3.6 The I_D-V_G curve and $\sqrt{I_D}$ **-V_G characteristics for different mixed**

ratio (1:1:2 and 1:2:2) of the IGZO TFTs in different precursor condition. (The channel width /channel length, W/L=1000μm/200μm)

Stirred	In:Ga:Zn	Avg(max)	$V_T(V)$	S.S.	On/off	On
temperature		mobility $(cm^2/V.s)$		(V/decade)	ratio	current(A)
RT	1:1:2	0.91(1.15)	-10.78	1.31	$2.07E + 0.5$	6.57E-5
RT.	1:2:2	0.80(0.89)	-2.24	0.57	$1.29E + 06$	1.49E-5
70° C	1:1:2	0.43(0.57)	-8.74	0.16	$3.00E + 06$	$2.10E-5$
70° C	1:2:2	0.58(0.76)	3.73	0.77	$3.16E + 05$	9.71E-6

Table 3-3 the parameters for IGZO thin-film transistors in different mixed ratio and different precursor condition.

(The channel width /channel length, W/L=1000μm/200μm)

Fig. 3.7 The I_D-V_G curve and $\sqrt{I_D}$ **-V_G characteristics for IGZO(1:2:2)**

thin-film transistors(The channel width /channel length, W/L=1000μm/200μm)

 S/\equiv EISNA

annealing	Avg(max)	$V_T(V)$	S.S.	On/off	On
temperature	mobility $(cm^2/V.s)$		(V/decade)	ratio	current(A)
200° C	$3.5E-04(4.3E-04)$	-51.64	4.75	$1.78E + 01$	$2.81E-7$
300° C	$7.8E-03(6.3E-03)$	-15.30	1.66	$4.83E + 02$	1.04E-7
400°C	0.048(0.16)	-12.27	2.93	$3.05E + 04$	$2.27E-6$
600° C	0.58(0.76)	3.73	0.77	$3.16E + 05$	9.71E-6

Table 3-4 The annealing temperature with IGZO(1:2:2) thin-film transistors(The channel width /channel length, W/L=1000μm/200μm)

Fig. 3.8 The evolution of electric parameters (a) Mobility, (b) V_T **(c) S.S. (d) On/off ratio of IGZO TFTs with different annealing temperature.**

Fig. 3.9 AFM images of different stabilizer in IGZO precursor solution. (a)Few stabilizer (b)more stabilizer.

Fig. 3.10 The I_D-V_G curve and $\sqrt{I_D}$ **-V_G characteristics for IGZO(1:2:2) thin-film transistors with different MEA(stabilizer).**

Fig. 3.11 The ID-VG curve and \sqrt{ID} -VG characteristics for new IGZO **(1:2:2) thin-film transistors in different channel length.**

Table 3-5 The new IGZO(1:2:2) thin-film transistors in different channel length.(the length varied from 300~**700μm, the width hold at 1000μm)**

Fig. 3.12 The I_D-V_G curve and $\sqrt{I_D}$ **-V_G characteristics for standard**

thin-film transistors with different capping ratio (the annealing temperature was 600℃**).**

 F / \equiv EIS R \setminus P

Table 3-6 the parameters of thin-film transistors with different capping ratio(the annealing temperature was 600℃**).**

Fig. 3.13 The evolution of electric parameters (a) Mobility, (b) V_T **(c) S.S. (d) On/off ratio for different percentage of capping area in dual gate IGZO TFTs.(the black line represented STD devices and blue line represented SiO-capped devices)**

Fig. 3.14 The I_D-V_G curve and $\sqrt{I_D}$ **-V_G characteristics for IGZO (1:2:2)**

standard and SiO thin-film transistors with different capping ratio (the annealing temperature was 400℃**)**. \equiv ESNAY

5/

Capping	$W(\mu m)$ /	Avg(max)	$V_T($	S.S	On/off	On	
$length(\mu m)$	$L(\mu m)$	mobility $(cm^2/V.s)$	$\bf V$	V/decade)	ratio	current(A)	
N/A	1000/500	0.022(0.037)	1.73	0.51	$1.49E + 04$	3.05E-7	
300	1000/500	0.037(0.053)	-1.81	0.93	$3.36E + 04$	5.88E-7	
N/A	1000/700	0.046(0.046)	-1.23	1.71	$1.92E + 03$	7.11E-7	
500	1000/700	0.049(0.05)	-6.09	0.40	$1.22E + 04$	1.09E-6	

Table 3-7 the parameters of IGZO (1:2:2) standard and SiO-capped thin-film transistors with different capping ratio

(the annealing temperature was 400℃**).**

Fig. 3.15 The I_D-V_G curve and $\sqrt{I_D}$ **-V_G characteristics for standard and**

Table 3-8 the parameters of IGZO (1:1:2) standard and SiO-capped thin-film transistors with different capping ratio (The annealing temperature was 400℃**).**

Fig. 3.16 The I_D-V_G curve and $\sqrt{I_D}$ **-V_G characteristics for standard and**

Ca-capped IGZO (1:1:2) thin-film transistors with different capping ratio (the annealing temperature was 600℃**).** 87 **EERNA**

Capping	$W(\mu m)$ /	Avg(max)	$V_T(V)$	S.S.	On/off	On
$length(\mu m)$	$L(\mu m)$	mobility cm^2/V .s)	896	(V/decade	ratio	current(A)
N/A	1000/500	1.28(1.50)	-5.81	0.91	$1.69E + 04$	1.77E-5
300	1000/500	13.2(17.0)	-15.77	0.47	$3.31E + 05$	1.66E-4
N/A	1000/700	1.17(1.41)	-11.63	1.23	$2.45E + 04$	1.42E-5
500	1000/700	13.7(15.2)	-20.37	0.29	$3.55E + 06$	$2.32E-4$

Table 3-9 the parameters of IGZO (1:1:2) thin-film transistors with different capping ratio (the annealing temperature was 400℃**).**

Fig. 3.17 The I_p **-V_G curve and dual gate sputter a-IGZO (1:1:2) thin-film transistors with capping different materials.[29]**

Fig. 3.18 The energy band diagrams of IGZO (a) before contact (b) after contact.

CHAPTER 4

CONCLUSION and FUTURE WORK

4-1 Conclusion

In this thesis, we used many methods to low the post-annealing temperature. For indium-gallium-zinc-oxide TFTs, we could find the characteristic of TFT in the low annealing temperature, but it exhibited poor saturation mobility. In the high annealing temperature, The high performance of saturation mobility we found for IGZO (1:2:2) TFT at 600°C was \sim 2cm₂V⁻¹s⁻¹, contrast to 200°C, 10⁻⁰⁴ cm²V⁻¹s⁻¹, the change was very big with different annealing temperature. The crystal for indium-gallium-zinc-oxide film was seemed a big problem with performance of TFTs. We had tried to adjust the sol-gel precursors in different atmosphere, like glove box, **THILL** air and heated when stirred the solutions, Finally, we found the best standard TFT parameter was at 70℃ stirring in air with good performance, and we used the data to do further experiment.

The materials-capped metal-oxide transistors with different capped material, like Ca, SiO, had been investigated in RF sputter a-IGZO TFTs and would enhance the saturation mobility. We used solution-processed indium-gallium-zinc-oxide TFTs to cap Calcium and SiO and found similar result. The saturation mobility increased dramatically. Either the materials-capped on conventional bottom gate top contact

TFTs would enhance the saturation mobility, and increased obviously with the large capping ratio. Although the high saturation mobility either we observed were about \sim 10cm₂V⁻¹s⁻¹, but the mechanism were different. The mechanism for capped SiO_xwe conjectured because SiO would grab the oxygen in indium-gallium-zinc-oxide film and increase the conduction ability of TFTs. The Ca-capped that because the band bend between indium-gallium-zinc-oxide film and Calcium interface with the different work function and result lots of electron accumulated at interface and a channel generated. The low work function would result the devices operated at depletion mode and the threshold voltage is more negative than capped SiO.

4-2 Future work

Even though the solution process TFTs in low annealing temperature seem 41111 crucial in the future, we must overcome the difficulties. There are many ways to overcome. If we can overcome the problem in the post-annealing temperature, the next step is the enhancement of saturation mobility with the new structure of TFTs. In our experiment, the SiO-capped would increase the saturation mobility. So in the future, the new design structure for whole capped will test and except get the better performance of TFTs.

CHAPTER 5

APPENDIX

(A) Top gate bottom contact TFT with whole SiO-capped

In the early study of SiO-capped TFT, large capping ratio of SiO TFT had high mobility. We had some idea that capping whole SiO would enhance the saturation mobility obviously. We chose top gate bottom contact in order to avoid the S/D electrode in high annealing temperature. The bottom source and drain electrode was ITO with patterning mask and active layer was IGZO (1:2:2) at 400℃ post-annealing. (a) curve are the I_D-V_G transfer character of TFT. In Top gate bottom contact TFT, we used PVP (poly(4-vinylphenol)) as dielectric layer to replace SiN_x . But SiO layer used as insulator so we must modified the capacitance. Table.2 is the capacitance with the \overline{u} modified and Table 3 is the TFT parameters with different dielectric layer. We observed the mobility increased obviously from $0.03 \text{ cm}^2/\text{V}$. s increased to 0.43 cm^2 /V.s. But the on/off ratio only 10² order because the gate leakage current limited the off current of TFT. Although the electrical property of materials-capped TFT is poor, the whole SiO-capped TFT do not break down beyond our expected. We can use other active layer or vary the post-annealing temperature to investigate the capping ratio with the properties in the future.

Fig. A-1 The I_p **-V_G** and I_q -V_G curve and characteristics for top gate IGZO **(1:2:2) TFT with whole SiO-capped (the annealing temperature was 400**℃**)**.

Dielectric layer	Capacitance($F/cm2$)
189 PVP(4000Å)	6 1.10E-8
PVP(4000Å)/SiO(1000Å)	1.26E-8
PVP(2000Å)/SiO(1000Å)	1.33E-8

Table A-1 the capacitance of different dielectric layer.

Dielectric layer	Avg(max)	$V_T(V)$	S.S	On/off
	mobility $(cm^2/V.s)$		(V/decade)	ratio
PVP(4000Å)	0.03(0.17)	6.65	11.76	$5.88E + 01$
PVP(4000Å)/SiO(1000Å)	0.43(1.68)	-0.86	11.76	$4.93E+02$
PVP(2000Å)/SiO(1000Å)	0.21(0.78)	-9.70	9.70	$8.68E + 01$

Table A-2 the parameters of I top gate IGZO (1:1:2) with SiO-capped thin-film transistors (The annealing temperature was 400℃**).**

REFERENCE

- [1] M. Oritay, H. Ohta, M.Hirano, S. Narushima, H. Hosono, Philosophical magazine B, **81** (2001) 501.
- [2] Young-Sung Kim, Weon-Pil Tai, Su-Jeong Shu, Thin Solid Films **491** (2005) 153- 160.
- [3] S. Bandyopadhyay, G.K. Paul, R. Roy, S.K. Sen, S. Sen Materials Chemistry and Physics **74** (2002) 83–91.
- [4] Beng S. Ong, Chensha Li, Yuning Li, Yiliang Wu, and Rafik Loutfy, J. AM. CHEM. SOC., **129** (2007) 2750-2751.
- [5] Hua-Chi Cheng, Chia-Fu Chen, Cheng-Chung Lee, Thin Solid Films **498** (2006) $142 - 145.$
- [6] Won Jun Park, Hyun Soo Shin, Byung Du Ahn, Gun Hee Kim, Seung Min Lee, Kyung Ho Kim, and Hyun Jae Kim, Appl. Phys. Lett. **93** (2008) 083508.
- [7] Chaun Gi Choi, Seok-Jun Seo and Byeong-Soo Bae, Electrochemical and Solid-State Letters, **11** (2008) H7-H9.
- [8] H. Yabuta, M. Sano, K. Abe, T. Aiba, T. Den, H. Kumomi, K. Nomura, T.
- Kamiya, H. Hosono, Appl. Phys. Lett. **89** (2006)112123.
- [9] A. , Tsukazaki, A. Ohtomo, T. Onuma, M. Ohtani, T. Makino, M. Sumiya, K.
- Ohtani, S. F. Chichibu, S. Fuke, Y. Segawa, et al., Nature.

Mater., **4** (2005) 42.

[10]Yong-Hoon Kim, Min-Koo Han, Jeong-In Han, and Sung Kyu Park, IEEE transactions in electron devices, **57** (2010) 1009-1014.

[11] S. Jeong, Y. Jeong, J. Moon, J. Phys. Chem. C, **112** (2008) 11082.

- [12] S.-J. Seo, C. G. Choi, Y. H. Hwang, B.-S. Bae, J. Phys. D: Appl. Phys. **42** (2009) 035106.
- [13] Kenji Nomura, Hiromichi Ohta, Akihiro Takagi Toshio Kamiya, Masahiro Hirano1 & Hideo Hosono, **432** (2004) 25.
- [14]K. Nomura, H. Ohta, . Takagi, T. Kamiya, M. Hirano, H. Hosono, Nature, **432** (2008) 488.
- [15] Tatsuya Iwasaki, Naho Itagaki, Tohru Den, Hideya Kumomi, Kenji Nomura, $T_{\rm H\,III}$ Toshiio Kamiya, and Hideo Hosono Appl. Phys. Lett., **90** (2007) 242114
- [16] P. Barquinha, L. Pereira, G. Goncalves, R. Martins, and E. Fortunato, Journal of
- The Electrochemical Society, **156** (2009) 161-168.
- [17] Sunho Jeong, Young-Geun Ha, Jooho Moon, Antonio Facchetti, and Tobin J.
- Marks, Adv. Mater. **22** (2010) 1346–1350
- [18] H. Hosono, J. Non-Cryst. Solids, **352** (2006) 851
- [19] H. C. Pan, M. H. shiao, C. Y. Su, and C. N. Hsiao, J. Vac. Sci. Technol. **23** (2005) 1187.
- [20] R. Martins, P. Barquinha, I. Ferreira, L. Pereira, G. Goncalves, and E. Fortunato,
- J. Appl. Phys., **101** (2007) 044505.
- [21] W. Lim, D. P. Norton, J. H. Jang, V. Craciun, S. J. Pearton, and F. Ren, Appl. Phys. Lett. **92** (2008) 122102.
- [22] R. L. Hoffman et al., Appl. Phys. Lett. **82** (2003) 733.
- [23] H. Q. Chiang, B. R. McFarlane, D. Hong, R. E. Presley, and J. F. Wager, J. Non-Cryst. Solids **354** (2008) 2826.
- [24] H. Hosono, K. Nomura, Y. Ogo, T. Uruga, and T. Kamiya, J. Non-Cryst. Solids, **354** (2008) 2796
- [25] K. K. Banger, Y. Yamashita, K. Mori, R. L. Peterson, T. Leedham, J. Rickard and H. Sirringhaus, Nature materials **10** (2010) 1038.

 $u_{\rm H\,II}$

[26] Gun Hee Kim, Byung Du Ahn, Hyun Soo Shin, Woong Hee Jeong,Hee Jin Kim, and Hyun Jae Kim, Appl. Phys. Lett. **94** (2009) 233501.

- [27]T. Kamiya, Y. Takeda, K. Nomura, H. Ohta, H. Yanagi, M. Hirano, and H.
- Hosono, Cryst. Growth Des. **6** (2006) 2451
- [28]B. Kumar, H. Gong, and R. Akkipeddi, J. Appl. Phys. **97** (2005) 063706.
- [29] Hsiao-Wen Zan, Wei-Tsung Chen, Chung-Cheng Yeh, Hsiu-Wen Hsueh,
- Huang-Chuang Tsai, and Hsin-Fei Meng, Appl. Phys. Lett. **98** (2011) 153506
- [30]Yanming Sun , Jung Hwa Seo , Christopher J. Takacs , Jason Seifter , and Alan J.

Heeger, Adv. Mater. **XX** (2011) 1–5.

[31]Pradipta K. Nayak, Tito Busani, Elangovan Elamurugu, Pedro Barquinha, Rodrigo Martins, Yongtaek Hong, and Elvira Fortunato, Appl. Phys. Lett. **97** (2010) 183504.

[32] Jun Hyuk Choi, Jong Hyun Shim, Soo Min Hwang, Jinho Joo, Kyung Park, Hyoungsub Kim and Hoo-Jeong Lee, Journal of the Korean Physical Society, 57 (2010) 1836~1841.

