A New Analytical Three-Dimensional Model for Substrate Resistance in CMOS Latchup Structures

MING-JER CHEN, MEMBER, IEEE, AND CHING-YUAN WU, MEMBER, IEEE

Abstract—A new analytical model based on solving the three-dimensional Laplace equation has been developed to calculate the substrate-spreading resistance of a latchup-sensitive path in internal CMOS structures. This model also provides an analytical closed-form expression for the substrate potential as functions of the structural parameters in the substrate, the dimensions of majority-carrier injector, and the majority-carrier current density across the injector. The calculated results based on the developed model have been compared with existing experimental results, and good agreement has been obtained.

I. Introduction

IN AN n-well CMOS circuit, the substrate majority-carrier current caused by the forward-biased p⁺ emitter inside the well can produce the resistive potential drop in the latchup-sensitive path. This substrate potential drop may trigger the CMOS circuit into the latchup state and results in the malfunction of the circuit if the induced potential drop is large enough. Therefore, it is valuable to develop an analytical model to calculate the substrate current required to induce a given potential drop. In addition, it is desirable to take the three-dimensional effects into account since the spreading of majority carriers in the substrate is three-dimensional in nature. Terrill and Hu [1] first published such a model and its accuracy has been verified experimentally [1], [2]. However, this model has been derived by using assumptions that are not applicable for the case of an epitaxial layer or a buried layer in the substrate. Moreover, for some other geometries of majority-carrier injectors, numerical analyses are required. In this paper, a new analytical three-dimensional model is presented to calculate the substrate resistance or equivalently the potential induced by the majority-carrier current in the substrate. The calculated results based on the developed model are compared with existing experimental results measured from various substrate structures and majority-carrier injectors.

II. MODEL

A rectangular parallelepiped structure proposed to simulate the current spreading of majority carriers in the p-

Manuscript received September 12, 1985; revised December 2, 1985. The authors are with the National Chiao Tung University, College of Engineering, 45, Po-Ai Street, Hsin-Chu 300, Taiwan, Republic of China. IEEE Log Number 8607550.




Fig. 1. The rectangular parallelepiped structure used to simulate the current spreading of majority carriers in the p-type substrate.

type substrate is shown in Fig. 1 in which the majority-carrier injector at the surface $z=z_3$ is appropriately used to simulate the current injected into the substrate through the forward-biased p^+ emitter inside the n-well. For the case of a heavily doped layer buried in the homogeneous substrate, as shown in Fig. 1, the low-doped regions ($0 \le z \le z_1$ and $z_2 \le z \le z_3$) and the heavily doped region ($z_1 \le z \le z_2$) are assumed to have uniform doping in order to simplify the analysis. The cases of epitaxial and bulk substrates can be obtained by letting $z_1 \to 0$ and $z_2 \to z_1$, respectively.

To find the substrate potential induced by the majority-carrier current, the following Laplace equation is used:

$$\nabla^2 V(x, y, z) = 0 \tag{1}$$

where V(x, y, z) is the substrate potential distribution. The boundary and interface conditions used are

$$\frac{dV}{dz}\Big|_{z=z_3} = \begin{cases} \rho_{SL} j_p(x, y) & \text{for the injector} \\ 0 & \text{elsewhere} \end{cases} \tag{2}$$

$$\frac{dV}{dz}\bigg|_{z=z_0^-} = \eta \frac{dV}{dz}\bigg|_{z=z_0^+} \tag{3}$$

$$V(x, y, z_2^-) = V(x, y, z_2^+)$$
 (4)

$$\left. \frac{dV}{dz} \right|_{z=z_1^-} = \frac{1}{\eta} \left. \frac{dV}{dz} \right|_{z=z_1^+} \tag{5}$$

$$V(x, y, z_1^-) = V(x, y, z_1^+)$$
 (6)

$$V(x, y, 0) = 0 \tag{7}$$

$$\frac{dV}{dx}\bigg|_{x=0.8} = 0 \tag{8}$$

$$\frac{dV}{dy}\Big|_{y=0,\&y=y_1} = 0 \tag{9}$$

where j_p (positive) is the injected majority-carrier current density, $\rho_{SL}(\rho_{SH})$ is the resistivity in the low- (heavily) doped region, and $\eta = \rho_{SH}/\rho_{SL}$. Note that the boundary condition in (7) is formulated by considering the back contact used in existing CMOS technology. The boundary conditions in (8) and (9) result from the fact that the injector is placed around the location $(x_1/2, y_1/2, z_3)$ and both x_1 and y_1 are large enough. In the present case, $x_1 = 1000 \ \mu m$ and $y_1 = 1000 \ \mu m$ have been used in our work.

Using a separation of variables, the induced potential V at the surface can be shown to be (see the Appendix)

$$V(x, y, z_3) = \sum_{n,m=0}^{\infty} A_{nm} \cos\left(\frac{m\pi y}{y_1}\right) \cos\left(\frac{n\pi x}{x_1}\right)$$
(10)
$$A_{nm} = F_{nm} \frac{4}{x_1 y_1} \left[\int_0^{x_1} dx \int_0^{y_1} dy \frac{dV}{dz} \right]_{z=z_3}$$
$$\cdot \cos\left(\frac{m\pi y}{y_1}\right) \cos\left(\frac{n\pi x}{x_1}\right)$$
(11)

where $F_{oo} = [z_1 + \eta(z_2 - z_1) + (z_3 - z_2)]/4$, $F_{om} = F1/2F2$ for $m \ge 1$, $F_{no} = F1/2F2$ for $n \ge 1$, and $F_{nm} = F1/F2$ for $n \ge 1$ and $m \ge 1$. Note that F1 and F2 in the above equations are expressed by

$$F1 = \tanh (\delta_0 x_s) + \eta \tanh (\delta_0 x_L) + \tanh (\delta_0 x_E) + \tanh (\delta_0 x_s) \tanh (\delta_0 x_I) \cdot \tanh (\delta_0 x_E)/\eta$$
 (12)

$$F2 = \delta_0[1 + \tanh(\delta_0 x_s) \tanh(\delta_0 x_E) + \eta \tanh(\delta_0 x_L)$$

$$\cdot \tanh (\delta_0 x_E) + \tanh (\delta_0 x_s) \cdot \tanh (\delta_0 x_L)/\eta$$
 (13)

$$\delta_0 = \pi \sqrt{(n/x_1)^2 + (m/y_1)^2} \tag{14}$$

where $x_s = z_1$, $x_L = z_2 - z_1$, and $x_E = z_3 - z_2$.

Furthermore, the substrate majority-carrier current denoted as I_p can be written as

$$I_{p} = \left[\int_{0}^{x_{1}} dx \int_{0}^{y_{1}} dy \frac{1}{\rho_{SL}} \frac{dV}{dz} \right]_{z=z_{3}}.$$
 (15)

Note that an analytical model for the substrate resistance can be obtained by using (10) divided by (15). If the current density j_p is assumed to be uniform, a simplified expression without the integral form can be easily derived. Finally, for the highly symmetrical spreading of majority carriers in the substrate, a two-dimensional

TABLE I

The Substrate Resistance R_s as a Function of the Distance d from the Interior of the Injector with the Thickness T as a Parameter

(The measured substrate resistances are extracted from [1] and the theoretical results are calculated by the developed model.)

Injector Dimensions		Ţ (μm)	6	12	20
1	Rs(κΩ)exp. Rs(κΩ)cal.	0	0.95 1.04	0.9 1.16	0.85 1.36
		25	1.10	1.0 1.09	0.9
L = 50 μm		70	0.45 0.40	0.45 0.40	0.45 0.40




Fig. 2. The calculated and measured dependencies of the substrate resistance (R_s) on the distance d from the interior of the injector and the side length L of the square injector.

closed-form expression can be easily developed by following the above procedure, which can be used to appropriately represent the actual three-dimensional case in order to greatly improve the computational efficiency.

III. RESULTS AND DISCUSSION

The accuracy of the developed model can be verified by the experimental results measured from various structures presented by Terrill and Hu [1]. These structures were formed on the same wafer with $z_2 = z_3$, $z_2 - z_1 = 1 \mu m$, $z_3 = 325 \ \mu \text{m}$ (i.e., wafer thickness), $\rho_{SL} = 21 \ \Omega \cdot \text{cm}$, and $\rho_{SH} = 1.2 \Omega \cdot \text{cm}$. The substrate resistances measured from these structures are shown in Table I and Fig. 2, in which the injector dimensions are marked. Based on the developed model, the calculated substrate resistances for the uniform current density across the injectors are also shown in Table I and Fig. 2. Good agreement between the developed model and the experimental measurements has been obtained. Note that although Terrill and Hu [1] have reported a different method for calculating the substrate resistance, for the injector configuration shown in Table I, however, their theoretical results must be computed by the numerical method.

More recently, Terrill et al. [2] have reported the substrate resistances measured from various structures with nonimplanted and implanted regions in the substrate. These experimental results will be used to further verify the accuracy of the developed model. Fig. 3 shows com-




Fig. 3. The calculated and measured substrate resistances (R_s) as a function of the distance d from the edge of the injector with the implantation dose as a parameter.

parisons between the calculated substrate resistances based on the developed model and the measured results cited in [2]. The structural parameters used to calculate the substrate resistances for the structures with the implanted layer in the substrate are $z_3 - z_2 = 1~\mu\text{m}$, $z_2 - z_1 = 1~\mu\text{m}$, $z_3 = 325~\mu\text{m}$, $\rho_{SL} = 21~\Omega \cdot \text{cm}$, and $\rho_{SH} = 0.1~\Omega \cdot \text{cm}$ for a dose of $2 \times 10^{13}~\text{cm}^{-2}$ and $0.03~\Omega \cdot \text{cm}$ for a dose of $1 \times 10^{14}~\text{cm}^{-2}$. It is shown in Fig. 3 that satisfactory agreement between the developed model and the experimental measurements is obtained. Furthermore, based on our developed model, the predicted dependencies of the substrate resistance on both epitaxial-layer thickness and buried- (implanted-) layer depth below the surface are shown in Fig. 4. Note that the method used in [1] for calculating the substrate resistance is incapable of simulating these effects.

IV. CONCLUSION

We have presented a new analytical three-dimensional model with a closed-form expression for calculating the substrate resistance of a latchup-sensitive path in internal CMOS structures. This model can also be used to evaluate the dependencies of the substrate potential on the structural parameters in the substrate, the injector dimensions, and the current density across the injector. The calculated results based on the developed model have shown to be in good agreement with existing experimental results. Based on the developed method [3], the substrate resistance model developed in this paper can be used to efficiently calculate the dc triggering currents for the advanced CMOS fabricated on the epitaxial wafer.

APPENDIX DERIVATION OF EQUATION (10)

The expression

$$\Phi_{nm} = \cos\left(\frac{m\pi y}{y_1}\right)\cos\left(\frac{n\pi x}{x_1}\right)\sinh\left(\delta_0 z\right)$$
(A1)




Fig. 4. The calculated dependencies of the substrate resistance (R_s) on the high-low junction depth below the surface for the cases of epitaxial layer and implanted layer in the substrate. The effects of different implanted layer thicknesses are also shown.

can satisfy the Laplace equation (1) and the boundary condition (7), (8), and (9), in which

$$\delta_0 = \pi \sqrt{\left(\frac{n}{x_1}\right)^2 + \left(\frac{m}{y_1}\right)^2}.$$
 (A2)

Thus the solution of the problem for $0 \le z \le z_1$ can be expanded in terms of these Φ_{nm} , i.e.

$$V(x, y, z) = \sum_{n,m=0}^{\infty} B_{nm} \cos\left(\frac{m\pi y}{y_1}\right)$$

$$\cdot \cos\left(\frac{n\pi x}{x_1}\right) \sinh\left(\delta_0 z\right). \tag{A3}$$

In a similar way, the potential for $z_1 \le z \le z_2$ can be expressed as

$$V(x, y, z) = \sum_{n,m=0}^{\infty} B_{nm} \cos\left(\frac{m\pi y}{y_1}\right) \cos\left(\frac{n\pi x}{x_1}\right)$$

$$\cdot \left[\sinh\left(\delta_0 z_1\right) \cosh\left(\delta_0 (z - z_1)\right)\right]$$

$$+ \eta \cosh\left(\delta_0 z_1\right) \sinh\left(\delta_0 (z - z_1)\right). \quad (A4)$$

Note that both (A4) and (A3) simultaneously satisfy the common boundary conditions (5) and (6).

Furthermore, the potential for $z_2 \le z \le z_3$ can be expressed as

$$V(x, y, z) = \sum_{n,m=0}^{\infty} B_{nm} \cos \left(\frac{m\pi y}{y_1}\right) \cos \left(\frac{n\pi x}{x_1}\right) \cdot F_{ac}$$
(A5)

where

$$F_{ac} = \left[\sinh \left(\delta_{0}z_{1}\right) \cosh \left(\delta_{0}(z_{2}-z_{1})\right) + \eta \cosh \left(\delta_{0}z_{1}\right)\right]$$

$$\cdot \sinh \left(\delta_{0}(z_{2}-z_{1})\right) \left[\cosh \left(\delta_{0}(z-z_{2})\right)\right]$$

$$+ \left[\frac{1}{\eta} \sinh \left(\delta_{0}z_{1}\right) \sinh \left(\delta_{0}(z_{2}-z_{1})\right) + \cosh \left(\delta_{0}z_{1}\right)\right]$$

$$\cdot \cosh \left(\delta_{0}(z_{2}-z_{1})\right) \left[\sinh \left(\delta_{0}(z-z_{2})\right)\right]. \tag{A6}$$

Also, note that both (A5) and (A4) simultaneously satisfy the common boundary conditions (3) and (4).

There remains only the boundary condition at $z = z_3$

$$\frac{dV(x, y, z)}{dz}\bigg|_{z=z_3} = \sum_{n,m=0}^{\infty} B_{nm} \cos\left(\frac{m\pi y}{y_1}\right)$$

$$\cdot \cos\left(\frac{n\pi x}{x_1}\right) \frac{dF_{ac}}{dz}\bigg|_{z=z_3}. \quad (A7)$$

This is just a double Fourier series for the function $dV/dz|_{z=z_3}$. Consequently, the coefficients B_{nm} are given by

$$B_{nm} = \frac{\frac{4}{x_1 y_1} \left[\int_0^{x_1} dx \int_0^{y_1} dy \frac{dV}{dz} \Big|_{z=z_3} \cos \left(\frac{m\pi y}{y_1} \right) \cos \left(\frac{n\pi x}{x_1} \right) \right]}{C \frac{dF_{ac}}{dz} \Big|_{z=z_3}}$$

where

$$C = \begin{cases} 4, & \text{for } n = 0 \text{ and } m = 0\\ 2, & \text{for } n = 0 \text{ and } m \neq 0\\ 2, & \text{for } n \neq 0 \text{ and } m = 0\\ 1, & \text{for } n \neq 0 \text{ and } m \neq 0 \end{cases}$$
(A9)

and

$$\frac{dF_{ac}}{dz}\bigg|_{z=z_3} = \left[\sinh \left(\delta_0 z_1\right) \cosh \left(\delta_0 (z_2 - z_1)\right)\right]
+ \eta \cosh \left(\delta_0 z_1\right) \sinh \left(\delta_0 (z_2 - z_1)\right)\right]
\cdot \delta_0 \sinh \left(\delta_0 (z_3 - z_2)\right)
+ \left[\frac{1}{\eta} \sinh \left(\delta_0 z_1\right) \sinh \left(\delta_0 (z_2 - z_1)\right)\right]
+ \cosh \left(\delta_0 z_1\right) \cosh \left(\delta_0 (z_2 - z_1)\right)\right]
\cdot \delta_0 \cosh \left(\delta_0 (z_3 - z_2)\right). \tag{A10}$$

Substituting (A8) into (A5) we have

$$V(x, y, z) = \sum_{n,m=0}^{\infty} A_{nm} \cos\left(\frac{m\pi y}{y_1}\right) \cos\left(\frac{n\pi x}{x_1}\right),$$

$$z_2 \le z \le z_3 \tag{A11}$$

where

$$A_{nm} = \frac{1}{C} \frac{4}{x_1 y_1} \left[\int_0^{x_1} dx \int_0^{y_1} dy \frac{dV}{dz} \Big|_{z=z_3} \right]$$

$$\cdot \cos \left(\frac{m\pi y}{y_1} \right) \cos \left(\frac{n\pi x}{x_1} \right) \cdot \frac{F_{ac}}{\frac{dF_{ac}}{dz}}. \quad (A12)$$

Note that as $\delta_0 \to 0$, it can be shown that

$$\frac{F_{ac}}{\frac{dF_{ac}}{dz}\Big|_{z=z_3}} \to [z_1 + \eta(z_2 - z_1) + (z - z_2)] \quad (A13)$$

since the corresponding $\sinh (\delta_0 z) \rightarrow \delta_0 z$ and $\cosh (\delta_0 z) \rightarrow 1$. Also, it can be shown that with $z = z_3$ (A11) is equivalent to (10) in the text.

Special Case

(A8)

For the case of uniform current density of majority carriers across a square injector $(a_1 \le x \le a_2 \text{ and } a_1 \le y \le a_2)$ with side-length $L(=a_2-a_1)$, the surface potential drop due to the majority-carrier current (I_p) can be calculated using (A11), in which the coefficient A_{nm} can be written as

$$A_{nm}(n \neq 0, m \neq 0)$$

$$= \frac{4I_{p}\rho_{sL}}{nm\pi^{2}L^{2}} \left[\sin\left(\frac{m\pi a_{2}}{y_{1}}\right) - \sin\left(\frac{m\pi a_{1}}{y_{1}}\right) \right]$$

$$\cdot \left[\sin\left(\frac{n\pi a_{2}}{x_{1}}\right) - \sin\left(\frac{n\pi a_{1}}{x_{1}}\right) \right] \cdot \frac{F_{ac}|_{z=z_{3}}}{\frac{dF_{ac}}{dz}}$$
(A14)

$$A_{om}(m \neq 0) = \frac{2I_p \rho_{sL}}{m\pi x_1 L} \left[\sin\left(\frac{m\pi a_2}{y_1}\right) - \sin\left(\frac{m\pi a_1}{y_1}\right) \right] \cdot \frac{F_{ac}|_{z=z_3}}{\frac{dF_{ac}}{dz}|_{z=z_3}}$$
(A15)

$$A_{no}(n \neq 0) = \frac{2I_{p}\rho_{sL}}{n\pi y_{1}L} \left[\sin\left(\frac{n\pi a_{2}}{x_{1}}\right) - \sin\left(\frac{n\pi a_{1}}{x_{1}}\right) \right] \cdot \frac{F_{ac}|_{z=z_{3}}}{\frac{dF_{ac}}{dz}}$$
(A16)

$$A_{oo} = \frac{I_p \rho_{sL}}{x_1 y_1} [z_1 + \eta(z_2 - z_1) + (z_3 - z_2)].$$
 (A17)

REFERENCES

- K. W. Terrill and C. Hu, "Substrate resistance calculation for latchup modeling," *IEEE Trans. Electron Devices*, vol. ED-31, pp. 1152– 1155, Sept. 1984.
- [2] K. W. Terrill, P. F. Byrne, H. P. Zappe, N. W. Cheung, and C. Hu, "A new method for preventing CMOS latch-up," in *IEDM Tech. Dig.*, pp. 406-409, 1984.
- [3] M.-J. Chen and C.-Y. Wu, "An efficient method for calculating the dc triggering currents in CMOS latch-up," Solid-State Electron., to be published.



Ming-Jer Chen (S'77-M'86) was born in Taiwan, Republic of China, on April 1, 1954. He received the B.S. degree with honors from National Cheng-Kung University in 1977 and the M.S. and Ph.D. degrees from National Chiao-Tung University in 1979 and 1985, respectively, all in electrical engineering. His doctoral work involved the modeling and prediction of CMOS latchup.

From 1979 to 1980, he worked for Telecommunication Labs., Taiwan, where he was responsible for the design of a micro-computer-based

distributed system. Currently, he is with National Chiao-Tung University conducting post-doctoral research on CMOS latchup. He is also a part-time Associate Professor at the same university. His primary research interests are in the modeling and optimization of semiconductor devices and integrated circuits with enhanced performance and improved reliability.



Ching-Yuan Wu (S'69-M'72) was born in Taiwan, Republic of China, on March 18, 1946. He received the B.S. degree from the Department of Electrical Engineering, National Taiwan University, Taiwan, in 1968 and the M.S. and Ph.D. degrees from the State University of New York (SUNY), Stony Brook, in 1970 and 1972, respectively.

During the 1968-1969 academic year, he served in the Chinese Air Forces as a Second Lieutenant. During the 1972-1973 academic year,

he was appointed a Lecturer at the Department of Electrical Sciences, SUNY, Stony Brook. During the 1973-1975 academic years, he was a Visiting Associate Professor at National Chiao-Tung University (NCTU), Taiwan. In 1976, he became a Full Professor in the Department of Electronics and the Institute of Electronics, NCTU. During 1974-1980, he was the Director of Engineering Laboratories and Semiconductor Research Center, NCTU. He was a principal investigator of the National Electronics Mass Plan-Semiconductor Devices and Integrated-Circuit Technologies during 1976-1979. He had been the Director of the Institute of Electronics, NCTU, during 1978-1984. Since 1984, he has been the Dean of the College of Engineering, NCTU. He has also been the Research Consultant of the Electronics Research and Service Organization (ERSO), ITRI, and the Academic Advisory Member of the Ministry of Education, Republic of China. He has been Coordinator of the Microelectronics Research and Development Committee, National Science Council (NSC), Republic of China. His research activities have been in semiconductor device physics and modeling, integrated-circuit design, and other technologies. His present research interest focus is on small-geometry devices in VLSI, CMOS latchup, new devices, and technologies. He has published over 100 papers in the semiconductor field.

Dr. Wu is a member of Phi Tau Phi, and is an Editorial Member of the Chinese Engineering Journal. He received the Academic Research Award in Engineering from the Ministry of Education (MOE), Republic of China, in 1979