# 國立交通大學

# 電子工程學系 電子研究所碩士班

### 碩士論文



Ultra-Thin Silicon Layer Transfer with Oxide Bonding for

**BSI-CIS** Application

### 研究生:何星漢

#### 指導教授:陳冠能 博士

中華民國一〇一年十月

# 國立交通大學

# 電子工程學系 電子研究所碩士班

### 碩士論文



Ultra-Thin Silicon Layer Transfer with Oxide Bonding for

**BSI-CIS** Application

### 研究生:何星漢

#### 指導教授:陳冠能 博士

中華民國一〇一年十月

# 超薄化矽轉移與氧化矽接合在背照式感光元件 上之應用

#### Ultra-Thin Silicon Layer Transfer with Oxide Bonding for

#### **BSI-CIS** Application

研究生:何星漢

Student : Hsing-Han Ho

指導教授:陳冠能 博士

Advisor : Dr. Kuan-Neng Chen



Submitted to Department of Electronics Engineering & Institute of Electronics

College of Electrical and Computer Engineering

National Chiao Tung University

In Partial Fulfillment of the Requirements

For the Degree of Master of Science

In

**Electronics Engineering** 

October 2012

Hsinchu, Taiwan, Republic of China

中華民國一〇一年十月

### 超薄化矽轉移與氧化矽接合在背照式感光元件

#### 上之應用

研究生:何星漢 指導教授:陳冠能博士

國立交通大學

電子工程學系 電子研究所碩士班

# 摘 要

本論文呈現三維積體電路技術之超薄矽晶圓薄膜轉移以應用於 背像式互補式金氧半導體影像感測器。此超薄晶圓轉移技術可有效增 加感測晶片的畫素以及更高的曝光強度。為了進一步控制各個單一製 程參數,首先簡化元件製作並且開發一套可應用於背向互補金氧半導 體影像感測器測試之平台。此平台最為關鍵的技術即是晶圓級氧化矽 接合以及超薄化矽晶圓轉移。首先,在晶片鍍上同樣厚度的氧化矽, 利用不同的二氧化矽組合配上前處理以選定適當的氧化矽材料做為 接合層。接著進行晶圓級氧化矽接合,改變接合中的參數,如溫度、 接合力道、給予力道方式、前處理方式、氧化矽種類,利用超音波檢 測影像可得到合適的晶圓級氧化矽接合參數。另一項矽薄膜轉移製程 利用 SIMS 觀測氫離子植入位置。接著在退火製程過後將矽轉移到另 一塊晶片,使用 FIB/TEM 圖形影像分析轉移後之矽薄膜,發現並沒 有缺陷存在,可證明是一良好的轉移方式,並且製程溫度可全程在 400 度下進行。此超薄化晶圓轉移測試平台搭配高品質晶圓級二氧化 矽接合,經過檢測證實可應用在背向式金氧半影像感測器元件製作。



# Ultra-Thin Silicon Layer Transfer with Oxide Bonding for BSI-CIS Application

Student: Hsing-Han Ho

Advisor: Dr. Kuan-Neng Chen

Department of Electronics Engineering & Institute of Electronics



Abstract:

Ultra-thin silicon wafer layer transfer using three-dimension integration circuits (3D-ICs) technologies for the application of backside illumination CMOS image sensor (BSI-CIS) is presented in this thesis. This ultra-thin silicon wafer transfer technology can not only efficiently enhance the pixel number of CMOS image sensor but also achieve higher exposure intensity. In order to further control each process parameter, a simplified test vehicle, which provides the ability to apply to BSI-CIS and component fabrication, was developed. The key technologies of this

simplified test vehicle include wafer-level oxide bonding and ultra-thin silicon wafer layer transfer. For oxide bonding technology, different oxide species with different pre-treatment before bonding was selected to investigate the corresponding chip-level bond quality for the oxide bond material candidate. After the species was determined, wafer-level oxide bonding under different bonding process parameters, such as bonding temperature, bonding pressure, given force type, pre-treatment solution and oxide species, was studied. Finally, with inspection results of scanning acoustic tomography (SAT), a suitable wafer-level oxide bonding parameter can be achieved. Another key technology in the simplified test vehicle is ultra-thin silicon transfer process, H+ ions were implanted, followed by the oxide bonding at 250  $^{\circ}$ C for 30 min. Secondary ion mass spectrometry (SIMS) data was employed to investigate the position of H ions. The ultra-thin silicon layer transfer was accomplished after annealing. The FIB/TEM images show no obvious defects in the transferred Si layer, indicating a good method for silicon layer transfer with whole process temperature below 400  $^{\circ}C$ . This ultra-thin silicon layer transfer simplified test vehicle using high quality wafer-level oxide bonding is successfully demonstrated and shows the potential for the fabrication of BSI-CIS application.



### 致 謝

歲月如梭,光陰似箭,很快的兩個秋天過去後,就要離開這塊剛 熟悉的地方。首先我要感謝我的指導老師<u>陳冠能</u>教授,在我碩士班的 生命中,不論是知識或是做事的態度以及待人處事,每個面向都可以 當作我之後的目標,並且在研究期間給予我莫大的幫助。也要感謝所 有研究期間幫助過我的技術員、工程師、行政人員,有交大奈米中心, 清大奈材中心、國研院奈米元件實驗室,謝謝你們。

感謝<u>柯達</u>學長在研究上給予我的幫助;負責帶我的<u>耀仁</u>學長神通 廣大的救援和包容我的脫線,對我來說就像百科全書與土地公的綜合 體;也要感謝<u>亞聖、文君、聖堯、建宇、世偉、荃安</u>學長們對我實驗 上給予的建議與關注、也要感謝同屆的<u>毓宸、彥斌、承</u>港在碩士班生 涯中一起陪伴度過的熬夜晚上、研究時所提供的資料與資源,幫助了 我許多,沒有你們,碩士班生涯將會空虛很大一塊;還有<u>珽崵</u>學長會 在我煩心的時候找我一起去有著良好視野的工程四館頂樓吹風散 心;謝謝<u>典融、小予、好姍、若寧、宗翰、書喬、政憲、婷婷</u>學弟妹 們分擔實驗室的雜物與一起做實驗,順利的渡過了碩士班生涯。

最後我要感謝的是我的父母<u>何堃鑫</u>先生與<u>呂秋枝</u>小姐,從小一路 把我栽培上來,不用去考慮生活上的問題,還有我的姐妹給予我在精 神上的援助,謝謝你們。

渡過了二十五個鳳凰花開的季節,看著小時候與家人所拍的照 片,接下來的擔子就交給我吧,我愛你們。



# **Contents**

Abstract (Chinese)	I
Abstract (English)	III
Acknowledgement	VI
Contents	VIII
Table Captions	X
Figure Captions	XI

# Chapter 1 Introduction

1-1 General Background1
E
1-2 Motivation: Why do we need good oxide bonding quality and
The second s
ultra-thin Si layer transfer?4
1-3 Organization of the Thesis7

### **Chapter 2** Experimental Instruments

2-1 Introduction	13
2-2 Process Instruments	13
2-3 Material Analysis Instruments	18

### Chapter 3 3D IC Key Technology - Bonding

3-1 Introduction	28
3-2 Oxide bonding Mechanism	29
3-3 Experiment Procedure	32
3-4 Result and Discussion	34
3-5 Summary	38

### Chapter 4 Ultra-Thin Silicon Layer Transfer

# Procedure

4-1 Introduction	.48
ESPE	
4-2 Mechanism of silicon split	48
4-3 Experimental Procedure	
4-4 Results and Discussion.	51

### **Chapter 5 Conclusions and Future Work**

5-1	1 Conclusions				••••	68	68									
5-2	Future	wor	·k												69	9

# **Table Caption**

### **Chapter1** Introduction

Table I-I	Classification	of	3D	IC	processes	and	integration
	techniques		• • • • • •				12

### Chapter 3 3D IC Key Technology - Bonding



# **Figure Captions**

### Chapter1 Introduction

Figure 1-1	Intel demonstrates roadmap9
Figure 1-2	3D-IC technology integrate different function chips by
	heterogeneous stack
Figure 1-3	3D integration can improve performance compare with
	nowday 2D circuit
Figure 1-4	Comparison between SoC, SiP, and
	3D-IC10
Figure 1-5	Development of 3D-IC scheme11
Figure 1-6	Comparison between wire bonding and TSV11

### **Chapter 2** Experimental Instruments

Figure 2-1	Main flow of experimental procedures	23
Figure 2-2	Outlook of plasma enhanced chemical vapor	
	deposition	23
Figure 2-3	Outlook of flip chip bonder	24
Figure 2-4	Outlook of (a) EVG 501 (b) the wafer holder of EVG	

	501	.25
Figure 2-5	Outlook of EVG 501	25
Figure 2-6	Outlook of scanning electron microscopy	.26
Figure 2-7	Outlook of P-10 surface profiler and information	
	panel	26
Figure 2-8	Outlook of Transmission Electron Microscope	.27
Figure 2-9	Outlook of scanning acoustic tomography (SAT)	27

### Chapter 3 3D IC Key Technology – TSV

Figure 3-1	Wafer bow schematic diagram40
Figure 3-2	Oxide bonding mechanism schematic diagram40
Figure 3-3	SAT image of wet oxide to wet oxide bonding under 40N,
	250°C and 30min by EVG 501 with $H_2O_2$
	pre-treatment
Figure 3-4	SAT image of wet oxide to PECVD TEOS bonding under
	40N, 250°C and 30min by EVG 501 with $H_2O_2$
	pre-treatment41
Figure 3-5	SAT image of wet oxide to wet oxide bonding under 40N,

 $250^\circ\!\mathrm{C}$   $\,$  and 30min by EVG 520 with  $H_2O_2$ 

	pre-treatment
Figure 3-6	SAT image of wet oxide to wet oxide bonding under 40N,
	$250^{\circ}$ C and 30min by EVG 501 with modified clean
	pre-treatment42
Figure 3-7	SAT image of wet oxide to wet oxide bonding under 40N,
	$250^{\circ}$ C and 30min by EVG 501 with modified clean
	pre-treatment
Figure 3-8	SAT image of wet oxide to LPCVD TEOS bonding under
	40N, 250°C and 30min by EVG 501 with modified clean
	pre-treatment
Figure 3-9	SAT image of wet oxide to LPCVD TEOS bonding under
	40N, 400°C and 30min by EVG 501 with modified clean
	pre-treatment44
Figure 3-10	SAT image of wet oxide to PECVD TEOS bonding under
	40N, 250°C and 30min by EVG 501 with modified clean
	pre-treatment44
Figure 3-11	SAT image of wet oxide to PECVD TEOS bonding under
	40N, 400°C and 30min by EVG 501 with modified clean
	pre-treatment

Figure 3-12 SAT image of wet oxide to LPCVD TEOS bonding under

1000N,  $250^{\circ}$ C and 30min by EVG 520 with modified

Figure 3-13 SAT image of wet oxide to LPCVD TEOS bonding under

10KN, 250°C and 30min by EVG 520 with modified

clean pre-treatment......46

Figure 3-14 SAT image of wet oxide to PECVD TEOS bonding under

1000N, 250°C and 30min by EVG 520 with modified
A STATE OF THE STA
clean pre-treatment
ESPE
Figure 3-15 SAT image of wet oxide to PECVD TEOS bonding under
1896
10KN, 250°C and 30min by EVG 520 with modified
A CONTRACT OF A
clean pre-treatment

### **Chapter 4 TSV Process Integration**

Figure 4-1	Ideal split off scheme	.56
Figure 4-2	Blistering occur scheme	.56
Figure 4-3	Implant depth 370KeV(4µm)/9E16/1H+	.57
Figure 4-4	Implant depth 120KeV(1µm)/6E16/1H+	.57
Figure 4-5	SIMS data direction definition	.58

Figure 4-6 After silicon split after 400 °C anneal	8
Figure 4-7 After silicon split after 400 °C anneal	9
Figure 4-8 (a) (b) Oxide thickness confirm by SEM	9
Figure 4-9 After silicon split surface	0
Figure 4-10 Before silicon split cross section overview	1
Figure 4-11 Before silicon split layer thickness confirm	1
Figure 4-12 Before silicon split oxide bonding interface	2
Figure 4-13 Before silicon split (a) silicon defect position (b) silicon	
defect6	2
Figure 4-14 (a) (b)Silicon defects before annealing process	3
Figure 4-15 Before silicon split (a) defect check position (b) interface	
between silicon and oxide	4
Figure 4-16 After silicon split overview	5
Figure 4-17 After silicon split thickness check	6
Figure 4-18 After silicon split oxide bonding interface	6
Figure 4-19 After silicon split (a) defect check position (b) defect	
check	7