

國立交通大學

電子物理學系

碩士論文

表面形態及結晶條件對薄膜電晶體與非揮發性
記憶體之影響

**The Impact of Morphology and Crystallization Condition on
Thin Film Transistors and Nonvolatile Memories**

研究生：劉劭軒

指導教授：趙天生 博士

中華民國 一百零一年 六月

表面形態及結晶條件對薄膜電晶體與非揮發性

記憶體之影響

**The Impact of Morphology and Crystallization Condition
on Thin Film Transistors and Nonvolatile Memories**

研究生：劉劭軒

Student : Shao-Xuan Liu

指導教授：趙天生 博士

Advisor : Dr. Tien-Sheng Chao

國立交通大學

電子物理所碩士班

碩士論文

A Thesis

Submitted to Department of Electronphysics College of Science

National Chiao Tung University

in Partial Fulfillment of the Requirements

for the Degree of Master of Science in Electrophysics

June 2012,

Hsinchu, Taiwan, Republic of China.

中華民國 一 百 零 一 年 六 月

表面形態以及結晶條件對薄膜電晶體與非揮發性記憶體之影響

研究生：劉劭軒

指導教授：趙天生 博士

國立交通大學


電子物理研究所碩士班

摘要

近年來非揮發性記憶體的應用已遠超於任何人的想像，像是個人電腦、邏輯運算幫手以及各式各樣的電子攜帶式產品。另一方面，為了成功實現系統整合面板(SOP)顯示器，提升 LTPS-NVSM 的品質當為首要任務。然而，在 LTPS-NVSM 中，仍舊缺乏探討通道結晶條件對於記憶體品質的影響的研究。基於此因，在本論文中我們將完整的探討表面形態以及結晶條件對於薄膜電晶體以及非揮發性記憶體之影響。

首先，我們使用熱氧化製程製備了不同的表面粗糙度，並且探討不同表面粗糙度對於寫入、抹除效率的影響。我們也發現了電晶體的電性(如載子遷移率、臨界電壓以及漏電流)與表面粗糙度有很強烈的相依性。此外我們發現通道厚度以及結晶溫度將會導致晶粒尺寸與缺陷密度的差異，也因此影響了電晶體與記憶體的電性。通道厚度較厚的元件提升了元件效能，卻導致較高的漏電流；而結晶溫度低的元件(580 °C)，拜能夠結晶出較大的晶粒所賜，展現了優越的電性。

另一方面，在本文中我們也探討了關於不同表面形態與結晶條件對於記憶體各種種類之可靠度問題，包含了 retention、閘極干擾(gate disturbance)以及汲極干擾(drain disturbance)。



The Impact of Morphology and Crystallization Condition on Thin Film

Transistors and Nonvolatile Memories

Student: Shao-Xuan Liu

Advisor: Dr. Tien-Sheng Chao

Institute of Electrophysics

National Chiao Tung University

Abstract

Recently, the applications of the nonvolatile memory device have gone far beyond anyone else such as computer, personal digital assistant, and electronic portable equipment. On the other hand, to realize system-on-plane (SOP) display, the important task is to improve LTPS-NVSM. However, the impacts of the poly Si channel condition on NVSM are missing. As the result, this dissertation studies the impacts of morphology and crystallization condition on thin film transistors and nonvolatile memory.

First, the roughness generated by thermal oxidation conditions was systematically reviewed for the nonvolatile memory P/E efficiency. Also, the mobility, threshold voltage, and leakage current exhibit a strong dependence on roughness. Moreover, we find the channel thickness and crystallization temperature altering the grain size and trap density, resulting in the different electrical characteristics of nonvolatile memory and transistors. Thicker channel devices enhance performance but case higher leakage current. On the other hand, lower SPC temperature (580 °C) devices show the better electrical characteristics, because their larger grain.

On the other hand, we also study reliability issues such as retention, gate disturbance and drain disturbance with different morphology and crystallization condition.

誌謝

時光匆匆，兩年的碩士班生活轉眼間即將結束，我也從一個懵懂無知的大學生到現在即將投入職場。在這兩年的歷程中，認識了許多人也受到了許多人的幫助，有爆肝熬夜的實驗也有充滿歡笑的點點滴滴。實驗室的好朋友們、使用過的各種機台、即將搬離的舊實驗室…，在道別的同時，心中卻也充滿了不捨。有人說，人與人的相聚就是種緣分，面對這兩年的緣分，除了珍惜，我更加感激在這裡所遇到的一切人事物。

首先我要感謝家人的支持與諒解，在我大學延畢時並沒有太多的苛責，而是繼續的支持我考取碩士班。感謝父親劉振賢先生與母親黃珍汝女士為整個家庭無私的奉獻與照料，給孩子無憂無慮的成長環境以及提供我們求學過程中的堅強後盾。感謝姐姐劉映江小姐在成長過程中的相伴，使我從不感到孤單。

而在碩士班的生涯裡，我最感謝的人是趙天生老師，感謝老師願意給我機會來到這裡學習，也感謝老師提供良好的研究環境與指導。老師以身作則的身教、言教，無時無刻地影響了研究室中的每一個人，幫助我們成為正直無私、頂天立地的人。

此外，我要特別感謝廖家駿學長長期的指導，指導了我各種理論以及嚴謹的實驗方法，讓我能夠養成謹慎的處事態度以及習得半導體

元件的豐富知識，幫助我順利完成學業。也感謝實驗室的學長姐們長期的陪伴與幫助，感謝穆政昌學長的引薦，讓我能夠順利地融入這個大家庭；感謝郭伯儀學長專業的建議；感謝同是中興畢業的呂侑倫學長與呂宜憲學長對於棒壘球的教學；感謝江宗育學長與王冠迪學長對於記憶體知識與量測時的幫助；感謝林哲緯學長的 Wet-Bench 教學與挫折時的鼓勵；感謝吳翊鴻學長半夜陪我打 NBA；感謝嚴立丞學長與張添舜學長半夜的宵夜 F4 團以及對數據討論的幫助；感謝陳昱璇學姊對實驗室無微不至的照料；感謝薛富國學長上課時陪我聊天；感謝鄭子彥學長總是為實驗室帶來各種保養品當禮物；感謝林哲毅學長半夜小七的泡麵；感謝卓大鈞學長讓實驗室“中興人”的血脈得以延續；感謝林岷臻、李時璟、薛芳昌、謝其儒、吳立盈……等畢業學長姐的經驗分享與傳承。另外也感謝唐明慈與郭柔含兩位同窗好友，感謝柔含在我半夜趕報告的時候陪我解悶，也感謝明慈與我的鬥嘴吵架為生活增添了許多樂趣。也謝謝偉斌、貽泓、儀儒、卓俐、芳瑜等學弟妹，雖然與你們小咪時，你們很難得有百分之百的出席率，但碩班生活卻因為有了你們而多了許多歡笑。

最後，我要感謝與我一同從中興來到新竹就讀碩士班的老友們，兩年前我們一起攜手來到了這個風大、雨大、太陽大的陌生環境，現

在請讓我們再次一起抬頭挺胸、帶著自信與收穫離開新竹，勇敢的面
對下一段人生歷程!!!!

劉劭軒 誌於 風城交大



Contents

Abstract (Chinese)	I
Abstract (English)	III
Acknowledgement (Chinese)	IV
Contents	VII
Table Caption	X
Figure Caption	XI
Chapter 1 Introduction	1
1.1 Overview of Memory Device and its Challenges	1
1.1.1 The Invention of NVSM.....	1
1.1.2 The Developing of NVSM market.....	1
1.1.3 The Scaling Down Challenge of NVSM.....	2
1.2 Alternative Structure of Floating-Gate NVSM	3
1.2.1 MNOS and SNOS Devise.....	4
1.2.2 SONOS Devise.....	4
1.2.3 Nano-Crystal Device.....	4
1.2.4 TANOS Device.....	5
1.2.5 BE-SONOS Devise.....	5
1.3 Brief Introduction of TFT with SONOS NVSM Device	6
1.4 Motivation	6
1.5 Organization of the Thesis	7
Chapter 2 Device Fabrication and Experimental Setup	15
2.1 Introduction	15
2.2 Experimental Procedure	15
2.3 Measurement and Equipment Setup	16

2.4	<i>Method of device parameter extraction</i>	17
2.4.1	<i>Threshold Voltage</i>	17
2.4.2	<i>Subthreshold Swing</i>	17
2.4.3	<i>Transconductance</i>	18
2.5	<i>Operation and Characteristic of Memory</i>	18
2.5.1	<i>Program Mechanism</i>	19
2.5.2	<i>Erase Mechanism</i>	19
2.5.3	<i>Characteristic of Retention</i>	20
2.5.4	<i>Disturb Characteristics</i>	21
	Chapter 3 Characteristics of TFT Nonvolatile Memory	29
3.1	<i>Introduction</i>	29
3.2	<i>Interface Morphology Dependence</i>	29
3.2.1	<i>Atomic Force Microscopy (AFM) Analysis</i>	29
3.2.2	<i>Program/Erase Characteristics</i>	30
3.2.3	<i>Transistor Performance</i>	30
3.2.4	<i>The Comparison of Off-Leakage</i>	31
3.3	<i>Channel Thickness Dependence</i>	31
3.3.1	<i>X-ray Diffraction (XRD) Analysis</i>	31
3.3.2	<i>Program/Erase Characteristics</i>	32
3.3.3	<i>Transistor Performance</i>	32
3.3.4	<i>The Comparison of Off-Leakage</i>	33
3.4	<i>Annealing Temperature Effect</i>	34
3.4.1	<i>Program/Erase Characteristics</i>	34
3.4.2	<i>Transistor Performance</i>	34
3.4.3	<i>The Comparison of Off-Leakage</i>	35

3.5	<i>Summary</i>	35
Chapter 4 Reliability of TFT Nonvolatile Memory		55
4.1	<i>Introduction</i>	55
4.2	<i>The Comparison of Retention Characteristics</i>	55
4.3	<i>The Comparison of Disturbance Characteristics</i>	56
4.4	<i>Summary</i>	57
Chapter 5 Conclusions and Future Work		67
5.1	<i>Conclusions</i>	67
5.2	<i>Future Work</i>	67
Reference		70
Vita (Chinese)		80




Table Caption

Chapter 1

Table 1.1	The application of NVSM	8
Table 1.2	The NVSM technology requirements for NAND-type Flash memory in ITRS 2012.	9
Table 1.3	The NVSM technology requirements for NOR-type Flash memory in ITRS 2012.....	9

Chapter 3

Table 3.1	Operation principles and bias conditions utilized during the operation of the TFT nonvolatile memory.	37
Table 3.2	The splits of fabrication process conditions.	37
Table 3.3	The electrical parameters of Fig. 3.4.....	40
Table 3.4	The electrical parameters of Fig. 3.14.....	46
Table 3.5	The electrical parameters of Fig. 3.23.....	51

Chapter 4

Table 4.1	Voltage conditions utilized during the reliability analysis of the TFT nonvolatile memory.	59
-----------	---	----

Chapter 5

Table 5.1	The comparison of different interface morphology devices.....	69
Table 5.2	The comparison of different channel thickness devices.....	69
Table 5.3	The comparison of different SPC temperature devices.....	69

Figure Caption

Chapter 1

Fig 1.1	Cross-section view of the first non-volatile semiconductor memory with a floating gate in 1967.....	10
Fig. 1.2	Market share of three NVSM products from year 2000to 2011, and projected to 2020.....	10
Fig 1.3	Current-voltage curves of a floating-gate memory device when there is no charge stored in the floating-gate (curve A) and when an negative charge Q is stored in the floating-gate (curve B).....	11
Fig 1.4	Current-voltage curves of a floating-gate memory device when there is no charge stored in the floating-gate (curve A) and when an negative charge Q is stored in the floating-gate (curve B).....	11
Fig. 1.5	Design space analysis for floating gate NOR-type Flash. (a) Design space vanishes for 90nm node device. (b) Design space vanishes for 45nm node devise.....	12
Fig. 1.6	Silicon-nitride-oxide-silicon (SNOS)	13
Fig. 1.7	Silicon-Oxide-Nitride-Oxide-Silicon (SONOS).....	13
Fig. 1.8	Nanocrystals memory.....	13
Fig. 1.9	TaN gate- Al ₂ O ₃ blocking-oxide-nitride-tunneling oxide-silicon (TANOS).....	14
Fig. 1.10	Band-gap engineered SONOS (BE-SONOS).....	14

Chapter 2

Fig. 2.1	Schematic of the experimental processes for fabricating TFT-nonvolatile memory.....	24
Fig. 2.2.	Schematic of the proposed process.....	24

Fig. 2.3.	The schematic of the oxidation and HF wet etching process. (a) The original channel film. (b) After oxidation process. (c) After HF wet etching process.....	25
Fig. 2.4	The experimental setup of each apparatus for pulse generator and I-V characteristics measurement of memory cell.....	26
Fig. 2.5	The I_d-V_g characteristic for programming state “1” and erase state “0”, showing the ΔV_t and memory window	26
Fig. 2.6	The schematic mechanism of the FN tunneling by our programming condition.....	27
Fig. 2.7	The schematic mechanism of our erasing condition, purple lines are FN hole injection, green lines are band-to-band-hot-hole injection and blue lines are substrate-transient-hot-hole injection.....	27
Fig. 2.8	The equivalent circuits schematic of the memory cell. During Cell A is programmed, the gate disturbance takes place in Cell B and the drain disturbance takes place in Cell C.....	28

Chapter 3

Fig. 3.1	The AFM images of the polysilicon films with oxidation process (a) 0-nm, (b) 10-nm, (c) 20-nm, (d) 40-nm, and removed.....	38
Fig. 3.2	Program speed characteristic for samples with different morphologies.	39
Fig. 3.3	Threshold voltage for samples with different oxidation conditions.....	39
Fig. 3.4	Transfer characteristics (I_d-V_g curve) with different oxidation thickness.....	40
Fig. 3.5	Output characteristics (the I_d-V_d curve) with different oxidation thickness.....	41

Fig. 3.6	Threshold voltage for samples with different oxidation conditions.....	41
Fig. 3.7	Subthreshold swing for samples with different oxidation conditions...	42
Fig. 3.8	$G_{m,max}$ for samples with different oxidation conditions.....	42
Fig. 3.9	The gate voltage corresponding to minimum leakage current at fixed drain bias with different oxidation thickness.....	43
Fig. 3.10	The minimum current of the samples with different oxidation thickness.....	43
Fig. 3.11	X-ray diffraction (XRD) results of polysilicon with different channel thicknesses. (a)50-nm, (b)100-nm, (C)150-nm. These results indicate that thicker poly-silicon have larger grain size.....	44
Fig. 3.12	Program speed characteristic for samples with different poly-silicon channel thickness.....	45
Fig. 3.13	Threshold voltage for samples with different poly-silicon channel thickness.....	45
Fig. 3.14	Transfer characteristics (I_d - V_g curve) with different poly-silicon channel thickness.....	46
Fig. 3.15	Output characteristics (the I_d - V_d curve) with different channel thickness.....	47
Fig. 3.16	Threshold voltage for samples with different channel thicknesses.....	47
Fig. 3.17	Subthreshold swing for samples with different channel thicknesses....	48
Fig. 3.18	Transconductance for samples with different channel thicknesses.....	48
Fig. 3.19	The gate voltage corresponding to minimum leakage current at fixed drain bias with different poly-silicon channel thickness.....	49
Fig. 3.20	The minimum current of the samples with different poly-silicon channel thickness.....	49

Fig. 3.21	Program speed characteristic for samples with for different annealing temperature.....	50
Fig. 3.22	Erase speed characteristic for different annealing temperature.....	50
Fig. 3.23	Transfer characteristics (I_d - V_g curve) with different annealing temperature.....	51
Fig. 3.24	Output characteristics (the I_d - V_d curve) with different annealing temperature.....	52
Fig. 3.25	Threshold voltage for samples with different annealing temperature...	52
Fig. 3.26	Subthreshold swing for samples with different annealing temperature.	53
Fig. 3.27	Transconductance swing for samples with different annealing temperature.....	53
Fig. 3.28	The gate voltage corresponding to minimum leakage current at fixed drain bias with different annealing temperature.....	54
Fig. 3.29	The minimum current of the samples with different annealing temperature.....	54

Chapter 4

Fig. 4.1	Retention characteristic for different morphologies at different temperature (a)25°C, (b)75°C, and (c)100°C.....	60
Fig. 4.2	Retention for samples with different channel thicknesses at different temperature 25°C, 75°C, and 100°C.....	61
Fig. 4.3	The schematic of the channel edge damage. (a) The device with channel film 50 nm. (b) The device with channel film 150 nm.....	62
Fig.4.4	Retention for samples with different annealing temperature at different temperature (a)25°C, (b)75°C, and (c)100°C.....	63
Fig.4.5	Gate disturbance for different interface morphologies.....	64

Fig.4.6	Drain disturbance for different interface morphologies.	64
Fig.4.7	Gate disturbance with different channel thicknesses.....	65
Fig.4.8	Drain disturbance with different channel thicknesses.....	65
Fig.4.9	Gate disturbance with different annealing temperature.	66
Fig.4.10	Drain disturbance with different annealing temperature.....	66



Chapter 1

Introduction

1.1 Overview of memory device and its challenges

1.1.1 The Invention of NVSM

Nonvolatile semiconductor memory (NVSM) was invented by S. M. Sze and Dawon Kahng in April 1967 [1.1]. It is noted that the magnetic core memory (MCM) has many drawbacks, including a large form factor, high power consumption, long access time, and incompatibility with the existing semiconductor technology. In order to alleviate those drawbacks of MCM, S. M. Sze and Dawon Kahng adopted a new structure, a metal layer embedded in the gate oxide of a conventional MOSFET. The structure of first floating-gate nonvolatile memory is shown in Fig. 1.1. There are five layers, including metal (control gate), upper insulator (blocking oxide), metal (floating gate), lower insulator (tunnel oxide) and semiconductor (floating gate) in the floating-gate nonvolatile memory, called MIMIS.

At first, floating gate material adopted zirconium (Zr), because the surface of Zr could be oxidized easily to form ZrO_2 as the blocking oxide. However, the lower quality of ZrO_2 results the leakage problem [1.2]. To avoid the leakage problem existing in MIMIS structure, floating gate material were replaced by heavy doping Si, called MISIS (metal-insulator-semiconductor-insulator-semiconductor). In this approach, the silicon-dioxide is used as an insulator for its low trap densities, ease of fabrication, and low Si- SiO_2 interface states [1.3].

1.1.2 The Developing of NVSM Market

Recently, the applications of the floating-gate memory device have gone far beyond anyone else though it would be. The application of the floating-gate memory is showed in Table 1.1. Undoubtedly, NVSM technology has extensive market requirements, such as

computer, personal digital assistant, and electronic portable equipment (USB, MP3 audio player, digital camera, iPod, Ultrabook and so on) [1.4].

Among the current available nonvolatile memory technologies (ROM, EPROM, EEPROM, Flash), Flash memory satisfies many of an ideal memory. There are two major types of Flash memory: one is for code storage applications, and the other is for storage application [1.5]. The structures of NOR and NAND are showed in Fig. 1.2 and 1.3, respectively. NOR-type memory can implement the CHE program, because it has the ground side. Therefore, NOR-type Flash memory has faster program speed than NAND-type. NOR-type memory is suitable for code storage application due to its fast random access speed, such as PC BIOS, cellular phone, application in embedded in system. On the other hand, NAND structure reduces the cell size by connecting the cells in series between a bit line and a source line, leading to eliminate the contact hole [1.6]. NAND-type memory has been adopted for data storage, such as Digital Still Camera (DSC), memory care, Silicon Audio and PDA [1.7], due to its high density. Fig. 1.4 shows the market share of the aforementioned NVSM products from the year 2000 to 2011 and projected to 2020 [1.8]. Due to the demand for high-volume storages for portable products, NAND Flash has had the largest market share since 2005.

1.1.3 The Scaling Down Challenge of NVSM

Table 1.2 shows the ITRS roadmap [1.9]. The scaling down would lead to higher density of device, but relentless reduction has created many scaling challenges in last two decade [1.10]. NOR-type Flash memory has two scaling down limits: 1) the non-scalability of the tunneling oxide 2) the challenges of optimizing the junction shape. When the memory is in the retention state, the charges in the floating gate provide a built-in electric field, which makes charges to tunnel out (or for the opposite charge to tunnel in). The previous study had reported that the oxide leakage current at low electric field increases

with decreasing the oxide thickness, and this phenomenon is especially serious when oxide thickness beyond 8-nm [1.11]. This is attributed to the defect in the tunneling oxide enhances the probability of charges tunneling back to the channel by Frenkel-Poole mechanism. Therefore, the tunneling oxide thickness should thicker than 8-nm to prevent charges from tunneling out of floating-gate. Moreover, the programming method of NOR Flash memory is channel hot electron (CHE), produced by the strong lateral electric field at the drain edge. Therefore, NOR Flash memory requires an abrupt drain junction, resulting in the serious short channel effect. Fig 1.5 shows the design space of NOR Flash memory. Because of the unscalability of the tunneling oxide and abrupt junction, the design space would vanish at 45-nm technology node [1.12].

On the other hand, NAND Flash memory operation principle different from NOR Flash, resulting in different scaling limit. NAND Flash uses the Fowler-Nordheim (FN) tunneling mechanism to program, so it does not require abrupt deep junctions. In addition, NAND Flash has larger design space, because of the lower performance requirement compared to NOR Flash. However, NAND Flash faces the intensive challenge, such as floating gate interference, a lower coupling ratio and less tolerant charge loss [1.13]. When the space between word-lines drops below 30-nm, the interference originating from neighboring floating gate for select device will become more serious and the smaller space between word-lines greatly reduced coupling ratio [1.14].

1.2 Alternative Structure of Floating-Gate NVSM

To overcome the scaling limits and enhance the retention of the conventional FG structure, many alternative structures were be proposed, including replacing trapping layer material, improving the tunneling oxide, and adopting high-K metal gate for blocking oxide and control gate. In this section, we would list some common structures.

1.2.1 MNOS and SNOS Devise

Metal-nitride-oxide-silicon (MNOS) device, the first electrically alterable semiconductor (EAROM) devices, was invented in 1967 [1.15]. Charges are injected from the channel by quantum mechanical tunneling through the tunneling oxide. In 1980, an important breakthrough was achieved, that transform the metal gate by heavy doping Si-gate SNOS (silicon-nitride-oxide-semiconductor) [1.16]. The cross-section of SNOS is showed in Fig. 1.6. Si-gate fabrication markedly improves the data retention by introducing high temperature H₂ annealing, which enhances the interface quality of nitride-oxide and oxide-Si [1.17].

1.2.2 SONOS Devise

In order to reduce the charges injection from the gate, oxide were provide on top of the nitride, called SONOS (silicon-oxide-nitride-oxide-semiconductor) device [1.18], as illustrated in Fig. 1.7. The benefit of nitride trapping device is that charges are stored in the discrete trapped states. Because charges would not all leaked by local oxide defects generated after program stress, therefore, the tunneling oxide thickness scaling limit of SONOS-type memory can be thinner than FG-type memory [1.12]. In addition, the discrete trapped states make the multi-level-cell (MLC) become possible. On the other hand, nitride is the insulator without floating gate interference.

Besides memory characteristics, SONOS-type memory offers other superiorities compared to FG-type memory: 1) simple fabrication process 2) compatible to CMOS technologies 3) elimination of the drain induced turn on effect [1.19]-[1.23]. For these reasons, SONOS-type memory has great potential to replace FG-type memory.

1.2.3 Nano-crystal Device

Fig. 1.8 shows the cross-section view of a nanocrystals nonvolatile memory proposed

by Tiwari et al in 1995 [1.24]. The nanocrystals (NCs) memory can be created by break up the floating gate into many nanocrystals poly-silicon dots in a floating gate device [1.25]. Recently, the Si, Ge, high-k dielectric, metal and silicide are used for storage node application in the NCs memory device [1.25]-[1.29]. Like SONOS, NCs memories have discrete trapped states that result faster programming- and erasing – speed than FG-memory. On the other hand, NCs memories have better retention than SONOS-type memory by the deep trap level state of nanocrystals dots.

However, NCs memory will reach the limiting by the amount controlling of NCs. The smaller device dimension, the less amount of NCs. The variation of NCs will become obvious, leading unacceptable variation of threshold voltage in program state.

1.2.4 TANOS Device

Samsung proposed a new structure that replaces blocking-oxide and poly-silicon gate by Al_2O_3 and TaN gate, respectively in 2003 [1.30]. The structure of TANOS (TaN gate- Al_2O_3 blocking-oxide-nitride-tunneling oxide) is showed in Fig. 1.9. The TaN gate has higher work function than the poly-Si gate and Al_2O_3 has higher dielectric constant than SiO_2 . Therefore, it significantly inhibited gate injection effect during FN-erase operation. As the result, both programming- and erasing – speed are improved in TANOS device.

1.2.5 BE-SONOS Device

Macronix proposed the bandgap engineered SONOS (BE-SONOS) memory, replacing the tunneling-oxide by ultra-thin O1/N1/O2 layer as a non-trapping tunneling dielectrics showed in Fig. 1.10. Under retention state, charges are blocked by the total thickness on the O1/N1/O2 layer, and the top layer (O2) becomes invisible to the substrate holes in the erase state. Therefore, BE-SONOS offers fast hole erase, and great better retention for the conventional SONOS [1.31].

1.3 Brief Introduction of TFT with SONOS NVSM Device

Nearly a decade, low-temperature polycrystalline silicon (LTPS) thin film transistor (TFT) has become an appealing research area for their use in active-matrix liquid crystal displays (AMLCDs) [1.32]. Because higher mobility and more stable threshold voltage than a-Si:H TFTs, LTPS TFTs enable the integration of driver electronics, sensors, memories, and peripheral circuits on the glass substrate to produce system-on-panel (SOP) display. Therefore, manufacture the high quality NVSM is an important issue for the realization of SOP.

In LTPS-TFTs, due to the poor thermal conductivity of the glass substrate, manufacturing the high quality tunneling oxide and the optimized retention of TFT-floating gate memory would become difficult. As the result, SONOS-type memory has higher potential for SOP due to its discrete storage node and simple fabrication. How to further enhance TFT-SONOS memory programming/erasing efficiency and improve retention are the important issue.

1.4 Motivation

To realize system-on-plane (SOP) display, the task is to further improve LTPS-SONOS. Such as section 1.2 described, there are some literature proposing that replacing nitride by NCs or high-k material [1.33], optimizing blocking oxide and poly-gate by high-k metal gate [1.34], and improving tunneling oxide by bandgap engineered mechanism [1.31]. However, the impacts of the poly Si channel condition on NVSM are missing.

Apparently, enhancing the local electric field is a direct way to improve P/E speed. The previous study had reported that a Fowler-Nordheim tunnel current is enhanced with the rougher surface [1.34]-[1.35]. Therefore, we want to demonstrate the rougher

morphology for faster P/E speed of TFT-SONOS. On the other hand, it is noted that the performance would be altered by different crystallization condition. However, the relation between TFT-memory characteristics and crystallization conditions is still not clear. In this work, the impacts of morphology, channel thickness, and crystallization temperature on the poly-Si TFTs and non-volatile memory would be systematically studied.

1.5 Organization of the thesis

In the Chapter 1, an introduction about the general background and the scaling challenge of nonvolatile memory devices are described. Moreover, we also introduce the alternative structures (ex. SNOS, SONOS, Nano-crystal memory, TANOS and BE-SONOS) for the purpose of the scaling limits and of the conventional FG. At last, we introduce the motivation of our study.

In the Chapter 2, we report the process of TFT-NVSM with different morphology, channel thickness, and crystal condition. In addition, the measurement condition (such as programming, erasing, retention and disturbance) and the parameter definitions are also presented in this chapter.

In the Chapter 3, the detail study about the TFT-SONOS devices with different morphology, channel thickness, and crystal condition. First, we discuss the P/E efficiency, second the Transistor Performance (I_d - V_g , I_d - V_d , threshold voltage, transconductance and subthreshold swing), at last we analyze the leakage current.

In the Chapter 4, we study the reliability issues such as retention, gate disturbance and drain disturbance with different morphology, channel thickness, and crystal condition.

Finally, in the Chapter 5, conclusions of this dissertation and recommendation for further research are presented.

Year	Product of NVSM
1983	Nintendo adopted NVSM in their game console to facilitate the re-start of a game.
1984	NVSM was used as BIOS (Basic Input and Output System) in the personal computer .
1990	NVSM has enabled the development of all modern electronic systems
1994	Portable computer
1995	Personal digital assistant
1997	DVD player
1998	MP3 music player, GPS (Global Positioning System)
1999	Projection TV, Digital camera
2002	DVD recorder
2003	Digital TV
2004	Electronic book
2007	iPhone
2009	Netbook computer
2010	iPad
2011	Ultrabook computer

Table 1.1 The application of NVSM

<i>year of production</i>	<i>2011</i>	<i>2012</i>	<i>2013</i>	<i>2014</i>	<i>2015</i>	<i>2016</i>	<i>2017</i>
<i>Planar (2D) NAND Flash uncontacted poly 1/2 Pitch (nm)</i>	22	20	18	17	15	14	13
<i>Cell size – area factor a in multiples of F2 SLC/MLC [5]</i>	4.0/1.3	4.0/1.3	4.0/1.3	4.0/1.3	4.0/1.3	4.0/1.3	4.0/1.3
<i>Tunnel oxide thickness (nm) [6]</i>	6-7	6-7	6-7	6-7	6-7	5-6	5-6
<i>Interpoly dielectric material [7]</i>	ONO	ONO	ONO	ONO	ONO	ONO	High-K
<i>Interpoly dielectric thickness (nm)</i>	10-13	11	11	10	10	9	9
<i>Gate coupling ratio (GCR) [8]</i>	0.6	0.6	0.6	0.5-0.6	0.5-0.6	0.5-0.6	0.5-0.6
<i>Control gate material [9]</i>	n-poly	n-poly	n-poly	n-poly	n-poly/Metal	n-poly/Metal	Metal
<i>Highest W/E voltage (V) [10]</i>	17-19	15-17	15-17	15-17	15-17	15-17	15-17
<i>Endurance (erase/write cycles) [11]</i>	1.E+04	1.E+04	1.E+04	1.E+04	1.E+04	1.E+04	5.E+03
<i>Nonvolatile data retention (years) [12]</i>	10	10	10	10	10	10	10
<i>Maximum number of bits per cell (MLC) [13]</i>	3	3	3	3	3	3	3

Table 1.2 The NVSM technology requirements for NAND-type Flash memory in ITRS 2011 [1.9]



<i>Year of Production</i>	<i>2011</i>	<i>2012</i>	<i>2013</i>	<i>2014</i>	<i>2015</i>	<i>2016</i>	<i>2017</i>
<i>NOR Flash technology node – F (nm) [21]</i>	65	55	45	45	45	38	38
<i>Cell size - area factor a in multiples of F2 [22]</i>	9-11	9-11	12	12	12	12	12
<i>Gate length L_g, physical (nm) [23]</i>	120	110	110	110	110	100	100
<i>Tunnel oxide thickness (nm) [24]</i>	8-9	8-9	8-9	8-9	8-9	8-9	8-9
<i>Interpoly dielectric (IPD) material [25]</i>	ONO	ONO	ONO	ONO	ONO	ONO	ONO
<i>Interpoly dielectric (IPD) thickness (nm) [26]</i>	13-15	13-15	13-15	13-15	13-15	13-15	13-15
<i>Gate coupling ratio (GCR) [27]</i>	0.6-0.7	0.6-0.7	0.6-0.7	0.6-0.7	0.6-0.7	0.6-0.7	0.6-0.7
<i>Highest W/E voltage (V)</i>	7-9	7-9	7-9	7-9	7-9	7-9	7-9
<i>I_{read} (μA) [28]</i>	19-25	17-22	15-20	15-20	15-20	11-16	11-16
<i>Endurance (erase/write cycles) [29]</i>	1.0E+05	1.0E+05	1.0E+05	1.0E+05	1.0E+05	1.0E+05	1.0E+05
<i>Nonvolatile data retention (years) [29]</i>	10-20	10-20	10-20	10-20	10-20	10-20	10-20
<i>Maximum number of bits per cell (MLC) [30]</i>	2	2	2	2	2	2	2

Table 1.3 The NVSM technology requirements for NOR-type Flash memory in ITRS 2011 [1.9]




Fig 1.1 Cross-section view of the first non-volatile semiconductor memory with a floating gate in 1967.




Fig. 1.2 Market share of three NVSM products from year 2000 to 2011, and projected to 2020 [1.8].

NOR Array




Fig 1.3 Current-voltage curves of a floating-gate memory device when there is no charge stored in the floating-gate (curve A) and when a negative charge Q is stored in the floating-gate (curve B).

NAND Array




Fig 1.4 Current-voltage curves of a floating-gate memory device when there is no charge stored in the floating-gate (curve A) and when a negative charge Q is stored in the floating-gate (curve B).





Fig. 1.5 Design space analysis for floating gate NOR-type Flash. (a) Design space vanishes for 90nm node device. (b) Design space vanishes for 45nm node device. [1.4]




Fig. 1.6 Silicon-nitride-oxide-silicon (SNOS).




Fig. 1.7 Silicon-Oxide-Nitride-Oxide-Silicon (SONOS).




Fig. 1.8 Nanocrystals memory




Fig. 1.9 TaN gate- Al_2O_3 blocking-oxide-nitride-tunneling oxide-silicon (TANOS)




Fig. 1.10 Band-gap engineered SONOS (BE-SONOS)

Chapter 2

Device Fabrication and Experimental Setup

2.1 Introduction

In the previous chapter, we presented the invention of nonvolatile memory and alternative structures of FG memory. In order to realize the system-on-panel (SOP) and system-on-chip (SOC), integrating NVSM into the thin film transistor (TFT) digital circuit is necessary. Unlike single crystal NVSM, TFT device has the poly-Si channel and rougher interface morphology, but it had been not completely studied in literature. In this chapter, we report the process of TFT with different morphology, channel thickness, and crystal condition. Moreover, the measurement condition such as programming, erasing, retention and disturbance are also presented in this chapter.

2.2 Experimental Procedure

Fig. 2.1 shows the fabrication process of the devices for this work. A 6-in (100) silicon wafer was adopted as the base substrate. First, the 500-nm thermal oxide was grown on silicon wafer by standard furnace. The a-Si layer was deposited by low-pressure chemical vapor deposition (LPCVD) with the thickness 50, 100, 150-nm (Fig. 2.1-(a)), and then wafers were annealed for 24 hour at 580, 600 and 620 °C (Fig. 2.1-(b)). Some samples were grown dry-oxide 10, 20 and 40-nm, and removed it by HF solution. After defining the active regions (Fig. 2.1-(c)), the ONO tri-layer were formed by LPCVD with the tunneling oxide 13-nm, nitride 14-nm and blocking oxide 24-nm. Next, 150-nm n+ polysilicon as the gate electrode was deposited and implanted with phosphorous (40keV at $5 \times 10^{15} \text{ cm}^{-2}$) (Fig. 2.1-(d)). After gate electrode patterning (Fig. 2.1-(e)), source/drain were implanted with phosphorous (20keV at $5 \times 10^{15} \text{ cm}^{-2}$) by self-aligned method and activated at 600 °C for

24-hr annealing in an N₂ ambiance (Fig. 2.1-(f)). The 500-nm TEOS oxide as the passivation layer was deposited (Fig. 2.1-(g)), and the contact hole was patterned. Finally, the 600-nm Al-Si-Cu pad was deposited and patterned to finish the process of TFT-SONOS fabrication. The TFT-SONOS memory structure cross section is illustrated in Fig. 2.1-(h). All process splits are showed in the Fig. 2.2.

Furthermore, in order to discuss the memory characteristic with different morphology, the different thickness dry oxide were grown and removed by HF. Because of the material characteristics, dry oxide would be grown along grain boundaries. As a result, we could get different morphology by growing different thickness dry oxide and removing it. The process is illustrated in Fig. 2.3.

2.3 Measurement and Equipment Setup

The measurement setup of this TFT-SONOS device is illustrated in Fig. 2.4, including the electrical characterization system characterization system (KEITHLEY 4200), two channel pulse generator (Agilent 81110A), low leakage current switch mainframe (KEITHLEY 708A) and the probe station.

KEITHLEY 4200 equipped with programmable source-monitor units (SMU) and provides a high current resolution to pico-ampere range to facilitate the current measurement. Agilent 81110A with two pulse channels provides the high timing resolution pulse for the P/E characterization of nonvolatile memory. KEITHLEY 708A configured a 10-input×12-output switching matrix, that can switches the signals from the KEITHLEY 4200 and Agilent 81110A when the devise is measured in probe station. Moreover, the C⁺⁺ language is used to achieve the control of the devise measurement instruments.

2.4 Method of Device Parameter Extraction

In this section, the definition of electrical parameters are introduced, including the threshold voltage (V_{th}), subthreshold swing (S.S), and maximum transconductance ($G_{m,max}$).

2.4.1 Threshold Voltage

In this thesis, by fixing drain current method $I_d = I_{dn} \times (W/L)$ where I_{dn} is a normalized drain current, the threshold voltage (V_{th}) is defined as V_g when $I_{dn} = 10nA$. This definition can avoid the ambiguity associated with devices where the effective mobility depends strongly on the gate bias, based on the surface bend bending on the identical gate bias of all devices are the same.

2.4.2 Subthreshold Swing

Depending on the gate and source-drain voltages, the MOSFET $I_d - V_g$ curve can be identified as three regions, including the sub-threshold region, saturation region and linear region. In the sub-threshold region, the most important parameter is sub-threshold swing, because it describes how a MOSFET device switches off.

The sub-threshold swing (S.S.) is defined as the reciprocal of slope of the logarithmic scale $I_d - V_g$ curve in the sub-threshold region and as the amount of gate voltage required to upgrade drain current by one order of magnitude. The previous study had reported that S.S. is closely related to the trap states located near the mid-gap (deep states), which originate from dangling bonds and the mobility is associated with the trap states near the band edge (tail state) [2.1-2.2]. Therefore, the S.S and mobility properties are effective to determine the deep state density and tail state density, respectively.

2.4.3 Transconductance

Transconductance (G_m) is the guide to obtain the field effect mobility. There are three stages for G_m - V_g curve (V_d =constant). First stage is drain current in the saturation region ($V_g > V_t$ and $V_d > V_{d,sat} = V_g - V_t$), which is proportional to quadratic of $V_g - V_t$ as the eq. 2-1, so G_m is proportional to $V_g - V_t$ as the eq. 2-2.

$$I_{d,sat} = \frac{W}{L} \mu_{FE} C_{ox} \frac{(V_g - V_t)^2}{2} \dots\dots\dots(\text{eq. 2-1})$$

$$G_m \equiv \frac{\partial I_d}{\partial V_g} = \frac{W}{L} \mu_{FE} C_{ox} (V_g - V_t) \dots\dots\dots(\text{eq. 2-2})$$

The second stage is the linear region ($V_d < V_{d,sat} = V_g - V_t$), and the drain current is proportional to $V_g - V_t$ as the eq. 2-3 and G_m is constant as the eq. 2-4.

$$I_{d,sat} = \frac{W}{L} \mu_{FE} C_{ox} (V_g - V_t - \frac{V_d}{2}) V_d \dots\dots\dots(\text{eq. 2-3})$$

$$G_m \equiv \frac{\partial I_d}{\partial V_g} = \frac{W}{L} \mu_{FE} C_{ox} V_d \dots\dots\dots(\text{eq. 2-4})$$

When entering the third region, the increase of V_g forces carriers to approach to the interface, so that the mobility would degradation by surface roughness scattering. As this result, G_m has the maximum at the transition between linear region and saturation region ($V_d = V_{d,sat} = V_g - V_t$) as shown in eq. 2-5.

$$G_{m,max} \equiv \frac{\partial I_d}{\partial V_g} = \frac{W}{L} \mu_{FE} C_{ox} V_d \dots\dots\dots(\text{eq. 2-5})$$

In this work, KEITHLEY 4200 is adopted to extract gm. By finding out the $G_{m,max}$, we can compare the field effect mobility of all samples as eq. 2-5.

2.5 Operation and Characteristic of Memory

Generally, non-volatile memory device interprets the programmed state “1” and the erase state “0” by threshold voltage. Data was stored successfully by trapping charges in the floating gate, and the definition of memory window is the change of threshold voltage between the programmed state and erased state as show in Fig. 2.5. This section we will

introduce P/E mechanism and characteristics of retention.

2.5.1 Program Mechanism

There are wide varieties of program principles of NVM. Fowler-Nordheim (FN) injection [2.3]-[2.5] and channel-hot electron (CHE) injection [2.6]-[2.8] are prevailing in modern nonvolatile industry. For FN tunneling programming, the positive bias is applied to the gate terminal during the programming and the voltage drop across the tunneling oxide make the electric field more than 6MV/cm. The electrons would be injected from channel into trapping layer. The main drawback of FN tunneling mechanism is slower programming speed, compared to CHE, due to lower tunneling current [2.9].

On the other hand, for the CHE, the carriers are accelerated by the horizontal electric field in the channel and obtain high energy in the program process. Therefore, impact ionization would generate electron-hole pairs near drain side, and then the high energy hot electron could be injected into trapping layer by the vertical electric field. Compare to the FN mechanism, CHE has faster program speed and smaller program voltage, but CHE injection causes the tunneling oxide damage near the drain side.

In this thesis, we adopted the FN injection to program. Because the voltage of channel are identical in the inversion mode, the programming condition ($V_g=20\text{ V}$, $V_s=V_d=-15\text{V}$) is identical to $V_g = 35\text{ V}$ as shown in the Fig. 2.6.

2.5.2 Erase Mechanism

SONOS-type NVM device has two common kinds erasing mechanism: Fowler-Nordheim (FN) tunneling and band to band hot holes (BTBHH) injection. For FN tunneling erasing, the negative bias is applied to the control gate and the electron would detrapp from the trapping layer. Like programming, the drawback of FN tunneling erasing is the slower erase speed [2.9].

There is another common erasing method, Band-to-Band tunneling Hot-Hole (BTBTHH). The negative bias and positive bias are applied to control gate terminal and drain terminal during the erasing, respectively. When the negative gate bias is large enough, the band banding of the drain would become sufficient to generate electrons and holes. Then, the generated holes gain enough energy due to high electrical field and would inject to the trapping layer. BTBHH erasing mechanism has faster erase speed than FN erasing mechanism, but the high energy hot holes injection would cause tunneling oxide reliability issues.

There is another prevailing erasing method, called substrate transient Hot-Hole (STHH) injection. The STHH injection mechanism makes electron/hole pair by changing the junction bias of source/drain-substrate into reverse bias instantaneously. When the junction of S/D and substrate are switch to the reverse bias, a fast discharge and hot carriers are generated by the transient avalanche junction breakdown. Afterward, the hot holes would be extracted with negative gate bias and injection into trapping layer [2.10].

To obtain more uniform holes injection and high erasing speed and avoid gate injection, we adopt the erasing condition ($V_g=-9V$, $V_s=V_d=15V$) as shown in Fig.2.7. There are three mechanisms FN, BTBHH and STHH used in our erase condition. First, smaller negative bias can avoid gate injection but degrade FN efficiency. As a result, we apply the positive bias to the source/drain terminal, BTBHH injection would help to erase efficient. Moreover, STHH injection occurs significantly as source/drain bias be applied.

2.5.3 Characteristic of Retention

For SONOS-type NVM, data retention is an important reliability issue. The previous study had reported that retention capability of SONOS memories has to be checked by using accelerated test such that high electric fields or high temperature [2.11]. In this work, we discuss data retention characteristic after programming with three different


temperatures, 25 °C, 75 °C and 125 °C. By way of measure the V_t variation, we can find out the amount of the excess trapping electrons.

2.5.4 Disturb Characteristics


Fig. 2.11 schematically shows the array of NAND architecture. In order to execute programming and erasing with our condition, the common source lines are adopted into this NAND architecture, and the common source voltage is called V_{cs} . It is known from the literature that the disturbance problems including program disturbance, erase disturbance and read disturbance [2.12][2.13]. The disturbed phenomenon of programming happened to the common word-line device called gate disturbance makes the electrons tunneling into the trapping layer and causes threshold voltage fluctuation. Another gate disturbance situation is that the trapped electrons tunnel from the trapping layer to the control gate via the defects located in the blocking oxide, while the applying voltage of gate terminal is large.

On the other hand, the read disturbance happened to the common bit-line device is called drain disturbance. The drain bias may force electrons to inject into the trapping layer, resulting in unacceptable threshold voltage increase.


In this thesis, the disturbance problems are shown in Fig 2.8. In cell B, high gate voltage stress is generated by the common word-line during the programming of cell A ($V_{WLn} = V_g = 20$ V and $V_{BLi} = V_d = V_{cs} = V_s = -15$ V), resulting in the gate disturbance. Moreover, the cell C meets the drain disturbance by the common bit-line during the erasing of cell A ($V_{WLn} = V_g = -9$ V and $V_{BLi} = V_d = V_{cs} = V_s = 20$ V). Because the reading drain bias ($V_d = 0.1$) is far less than erasing drain bias, we would not discuss the drain disturbance during the reading state.




(a) Thermal oxide was grown on silicon wafer and the a-Si layer was deposited by low-pressure chemical vapor deposition (LPCVD) with thickness 50, 100, 150-nm.




(b) SPC annealed for 24 hour at 580, 600 and 620 °C.




(c) Defining the active regions.




(d) The ONO tri-layer were formed by LPCVD and 150-nm n⁺ polysilicon as the gate electrode was deposited and implanted with phosphorous (40keV at $5 \times 10^{15} \text{ cm}^{-2}$).




(e) Gate electrode patterning.



(f) Source/drain were implanted with phosphorous.



(g) TEOS oxide as the passivation layer was deposited.



(h) Cross-section of TFT-SONOS memory structure.

Fig. 2.1 Schematic of the experimental processes for fabricating TFT-nonvolatile memory.




Fig. 2.2. Schematic of the fabrication process.




Fig. 2.3. The schematic of the oxidation and HF wet etching process. (a) The original channel film. (b) After oxidation process. (c) After HF wet etching process.




Fig. 2.4 The experimental setup of each apparatus for pulse generator and I-V characteristics measurement of memory cell.




Fig. 2.5 Current-voltage curves of a NVSM device, when there is no charge stored in the floating-gate (curve A) and when the negative charges are stored in the floating-gate (curve B).




Fig. 2.6 The schematic mechanism of FN tunneling by our programming condition.




Fig. 2.7 The schematic mechanism of our erasing condition, purple lines are FN hole injection, green lines are band-to-band-hot-hole injection and blue lines are substrate-transient-hot-hole injection.





Fig. 2.8 The equivalent circuits schematic of the memory cell. During Cell A is programmed, the gate disturbance takes place in Cell B and the drain disturbance takes place in Cell C.



Chapter 3

Characteristics of TFT Nonvolatile Memory

3.1 Introduction

The significant demands of nonvolatile memory device are the programming/erasing efficiency and data retention. However, the studies of poly-TFT nonvolatile memory with different channel condition are investigated rarely. In this chapter, the P/E efficiency and electrical characteristics of poly-TFT with different channel condition were studied. First, we discuss the effect of interface morphology by oxidation process. Second, the poly-silicon channel thickness dependence would be reviewed, too. At last, the effect of annealing temperature would be discussed. The P/E conditions are showed in Table 1 and all splits of fabrication processes are showed in Table 2.

3.2 Interface Morphology Dependence

3.2.1 Atomic Force Microscopy (AFM) Analysis

In order to investigate the relation between interface morphology and P/E efficiency, dry-oxide (10, 20 and 40-nm) were grown and removed by HF. The morphology of poly-Si channel after removing dry-oxide is shown in Fig. 3.1. Root-Mean-Square (Rms) of samples is 0.375-nm, 0.788-nm, 1.013-nm and 1.647-nm, respectively. Obviously, the thicker the dry oxide grown on poly-Si initially, the rougher the morphology becomes. This is due to thermal oxide would grow along the grain boundary, leading to the rougher morphology after removing the dry-oxide. As a result, different oxidation conditions can effectively alter the poly-Si channel property.

3.2.2 Program/Erase Characteristics

Fig. 3.2 show the memory programming speed at Width/ Length = $10\mu\text{m}/ 10\mu\text{m}$, and the programming voltage were at $V_g = 20\text{ V}$ and $V_s = V_d = -15\text{ V}$. As it expected, rougher morphology enhances the memory program speed. This is attributed to that the rougher morphology leads to a smaller conduction area and higher localized electric field, subsequently causing a higher electron trapping rate [3.1]-[3.2].

Fig. 3.3 show the memory programming speed at Width/ Length = $10\mu\text{m}/ 10\mu\text{m}$, and the programming voltage were at $V_g = -9\text{ V}$ and $V_s = V_d = 20\text{ V}$. Unlike programming, the trend for the erase state was not observed. This is attributed to the different barrier height and effective mass of the electron and hole are responsible for the different trend of P/E speed induced by morphology.

3.2.3 Transistor Performance

Fig. 3.4 shows the I_d-V_g and G_m-V_g characteristics with different oxidation thickness and the electrical parameters are showed in Table 3.3. Fig. 3.5 shows the drain current–drain voltage (I_d-V_d) characteristics with different oxidation thickness for different V_g overdrive voltage (0, 3, 6 and 9 V). These results indicate that sample B has the smallest threshold voltage, steepest subthreshold swing and highest on-state current. In addition, the electrical analyses such as V_{th} , subthreshold swing, and maximum G_m were performed and shown in Fig. 3.6, 3.7 and 3.8, respectively.

Sample B exhibits the better performance (S.S., V_{th} and $G_{m,max}$) than the control sample due to the additional oxidation step which causes the secondary grain growth [3.3]-[3.4], that reduces both interface and intra-grain defects. However, as the oxidation time is increased for sample B and C, the roughness scattering would counteract the secondary grain growth and degrades the mobility. Moreover, the rougher morphology

causes more interface defects, so that the subthreshold swing became poorer. These results were similar to previous reports [3.5]. On the other hand, it is observed that sample A and B have more obvious kink current than sample C and D in Fig.3.5. This observation can be possibly ascribed to that the thicker oxidation sample has the thinner poly-silicon channel. Thus, the thinner poly-Si channel exhibits relatively fully deplete at saturation operation, leading to suppress kink effect [3.6].

3.2.4 The Comparison of Off-Leakage

We investigated the relation between minimum current and drain bias in Fig. 3.9 and Fig. 3.10. In this work, $V_{g,min}$ represents the gate voltage that causes the minimum drain current ($I_{d,min}$). The strong observed dependence of the leakage on $V_{g,min}$ and V_d implies that trap assisted GIDL dominates the leakage current.

Fig. 3.9 shows sample A has higher $V_{g,min}$, meaning it's more easy to generate GIDL current at the low voltage drop V_{dg} . Moreover, we also observed that $I_{d,min}$ would become lower by enhancing the oxidation thickness in Fig. 3.10. This observation can be possibly ascribed to that oxidation samples (sample B, C and D) have the extra secondary grain growth step, reducing the inter grain defect as well as trap assisted GIDL effect. Therefore, sample D has the lowest $I_{d,min}$ and $V_{g,min}$.

3.3 Channel Thickness Dependence

3.3.1 X-ray Diffraction (XRD) Analysis

Fig. 3.11 shows the X-ray diffraction (XRD) results of poly-silicon channel with different channel thicknesses (50, 100 and 150 nm). As the results, poly-Si grain size would be enhanced by using thicker a-Si channel based on the same thermal budget. This is attributed to that thicker a-Si channel has larger space for grain growth.

3.3.2 Program/Erase Characteristics

Fig. 3.12 and 3.13 show the P/E speed with different poly-silicon channel thickness. It was showed that no significant difference in the program state; However, the sample- G with the thinnest poly-Si thickness has the slowest erase speed.

This observation can be possibly ascribed to the different mechanisms of programming and erasing. For the programming state, the programming condition as FN-programming ($V_g=20$ V, $V_s=V_d=-15$ V), is only dependent on the intensity of vertical electrical. Thus, we believe that although thicker poly-silicon channel devices with larger grain size can exhibit the higher horizontal electrical field, but no significant different vertical electrical fields at the interface based on the result. Therefore, there are no significant differences for the programming speed.

On the other hand, there are three different mechanisms of our erasing condition ($V_g=-9$ V, $V_s=V_d=15$ V), including FN, BTBHH and STHH, are shown in Section 2.5.2. FN-erasing efficiency depends on the vertical electrical field, BTBHH-erasing efficiency is dominate by the voltage-drop between gate and drain terminal, and STHH-erasing efficiency is dependent on the junction bias between the source/drain and substrate. Using the same doping and S/D annealing condition, thicker channels would have deeper junction depth, resulting higher quantity of electron-hole pair generation of the substrate transient effect. Therefore, thicker channel devices have higher erasing speed by STHH mechanism. However, the erasing speed have no significant differences between sample H and A, meaning that these samples exhibit the comparable junction depth. In other words, the effective junction depth may be saturated, as the channel thickness we adopted beyond a critical thickness.

3.3.3 Transistor Performance

Fig. 3.14 shows the I_d-V_g and G_m-V_g characteristics with different channel thickness

and the electrical parameters are showed in Table 3.4. Fig. 3.15 shows the drain current–drain voltage (I_d - V_d) characteristics for different V_g overdrive voltage (0, 3, 6 and 9 V). Obviously, sample A has the best drain current in saturation range and the largest maximum transconductance.

Fig. 3.16, 3.17 and 3.18 show the electrical characteristics for samples with different channel thickness. The thicker the channel film of the device, the higher trans-conductance would be observed (Fig. 3.18). This observation can be possibly ascribed to that thicker polysilicon has larger grain size. It not only reduces grain boundary density but also decreases the grain-barrier height [3.7]. Also, there are two mechanisms that could explain the V_{th} and subthreshold swing degradation related to sample-H. The first mechanism is related to the fully depletion below 100-nm [3.8]. The second possible mechanism is related to the larger grain size above 100-nm. On the other hand, thinner channel device (sample G and H) can reduce kink effect current significantly and the results are shown in Fig. 3.15 [3.9].

3.3.4 The Comparison of Off-Leakage

Fig. 3.19 and Fig. 3.20 show the characteristics of minimum current with different channel thickness. The gate voltage corresponding to minimum current at fixed drain bias for sample G is higher than others, meaning that thin channel device possesses smaller grain size and higher inter grain defects.

However, there is another mechanism affecting $I_{d,min}$. The thicker the channel thickness of device, the deeper junction depth would be obtained by the same junction annealing temperature. Therefore, although thicker channel device has larger grain size that reduce the inter grain defects, but the deeper junction would result higher leakage current.

3.4 Annealing Temperature Effect

In this section, we would discuss memory characteristics and electrical performance for different annealing temperature devices.

3.4.1 Program/Erase Characteristics

Fig. 3.21, 22 show P/E-speed characteristics, and no significant divergence were found based on the annealing temperature investigation. This is attributed to that annealing temperature effect affects the grain growth speed as well as the horizontal electrical field but no apparent enhancement related vertical electrical field at interface. Therefore, we can't observe significant different of P/E speed (program as FN-programming and erase as FN-, BTBHH-, and STHH-erasing).

3.4.2 Transistor Performance

Fig. 3.23 shows the I_d-V_g and G_m-V_g characteristics with different SPC temperature and the electrical parameters are showed in Table 3.5. Fig. 3.24 shows the drain current–drain voltage (I_d-V_d) characteristics for different V_g overdrive voltage (0, 3, 6 and 9 V). It's not observed significant different in Fig. 3.23, because the splits of annealing temperature are very close. However, in Fig. 3.24, we can observe low annealing temperature device have slightly high drain current in linear range.

As expected, the deposited temperature exhibits an impact on the electrical properties of sample A, E, and F as shown in Fig. 3.25, Fig. 3.26, and Fig. 3.27. The previous study had reported that grain size is influenced by the annealing temperature with the largest grain size obtained at low annealing temperatures [3.10]. Solid phase crystallization (SPC) of amorphous silicon involves two distinct processes, namely the nucleation of seeds (formation of clusters crystalline silicon) and their growth to polycrystalline film [3.11].

Because that lower annealing temperature of sample E leads to a lower speed of generation of seeds. Therefore, there are less nucleation sites of seeds for sample E during the same annealing time. As a result, lower annealing temperature device has the largest grain size after 24 hour annealing, and causes a higher trans-conductance, lower V_{th} , greater subthreshold swing.

3.4.3 The Comparison of Off-Leakage


Fig. 3.28 and Fig. 3.29 show the characteristics of minimum current. Although the difference is not significant, we can observe that sample E has the lower $V_{g,min}$, representing fewer inter grain defects. This is ascribed to that lower temperature annealing device has larger grain size. Moreover, there are no significant differences for $I_{d,min}$ in Fig. 3.29, because the splits of annealing temperature are very close.

3.5 Summary

In this chapter, morphology and crystallization conditions of thin film transistor nonvolatile memory were studied. Section 3.2, we find that rough morphology improves program speed, but leads to the degradation of electrical performance. Moreover, extra oxidation step causes the reduction of the intra-grain defects due to the secondary grain growth. As the result, oxidation samples improve the V_{th} and reduce trap assisted GIDL effect.

In the section 3.3, we observed that thicker poly-silicon channel has larger grain size, resulting in the great performance and the reduction of trap assisted GIDL effect. However, thinner channel device have great swing and low off-state leakage current by shallower junction depth. Besides, there is no significant correlation between channel thickness and memory characteristics.

In the section 3.4, we discuss TFT-memory characteristics with different SPC temperature and not find the different of P/E speed. This is attributed to that grain size can't affect P/E efficiency by vertical electrical field dominate mechanism and the result is consistent with the results of the section 3.3. On the other hand, lower SPC temperature devices have higher performance and reduce trap assisted GIDL effect, because of larger grain size.



	Program	Erase	Read
V_g (V)	20	-9	9
V_d (V)	-15	20	0.1
V_s (V)	-15	20	0

Table 3.1 Operation principles and bias conditions utilized during the operation of the TFT nonvolatile memory.

	Channel Thickness	Annealing Temperature	Oxidation	$T_{ox,tun.}$	$T_{nit.}$	$T_{ox, blo.}$
Sample A	150nm	600 °C		13nm	14nm	20nm
Sample B			10nm			
Sample C			20nm			
Sample D		40nm				
Sample E		580 °C				
Sample F		620 °C				
Sample G	50nm	600 °C				
Sample H	100nm					

Table 3.2 The splits of fabrication process conditions.




Fig. 3.1 The AFM images of the polysilicon films with oxidation process (a) 0-nm, (b) 10-nm, (c) 20-nm, (d) 40-nm, and removed.




Fig. 3.2 Program speed characteristic for samples with different morphologies.




Fig. 3.3 Threshold voltage for samples with different oxidation conditions.




Fig. 3.4 Transfer characteristics (I_d - V_g curve) with different oxidation thickness.

	Sample A	Sample B	Sample C	Sample D
V_t (V)	5.955	5.312	5.497	5.625
S.S. (mV/dec.)	1114.39	925.51	1076.14	1167.31
$G_{m,max}$ (μ S)	0.398	0.5	0.447	0.422

Table 3.3 The electrical parameters of Fig. 3.4.




Fig. 3.5 Output characteristics (the I_d - V_d curve) with different oxidation thickness.




Fig. 3.6 Threshold voltage for samples with different oxidation conditions.




Fig.3.7 Subthreshold swing for samples with different oxidation conditions.




Fig. 3.8 $G_{m,max}$ for samples with different oxidation conditions




Fig. 3.9 The gate voltage corresponding to minimum leakage current at fixed drain bias with different oxidation thickness.




Fig. 3.10 The minimum current of the samples with different oxidation thickness.




Fig. 3.11 X-ray diffraction (XRD) results of polysilicon with different channel thicknesses. (a)50-nm, (b)100-nm, (C)150-nm. These results indicate that thicker poly-silicon have larger grain size.




Fig. 3.12 Program speed characteristic for samples with different poly-silicon channel thickness.




Fig. 3.13 Threshold voltage for samples with different poly-silicon channel thickness.




Fig. 3.14 Transfer characteristics (I_d - V_g curve) with different poly-silicon channel thickness.

	Sample G	Sample H	Sample A
V_t (V)	5.464	6.296	5.955
S.S. (mV/dec.)	1067.6	1151.85	1114.39
$G_{m,max}$ (μ S)	0.284	0.312	0.398

Table 3.4 The electrical parameters of Fig. 3.14.




Fig. 3.15 Output characteristics (the I_d - V_d curve) with different channel thickness.




Fig. 3.16 Threshold voltage for samples with different channel thicknesses.




Fig. 3.17 Subthreshold swing for samples with different channel thicknesses.




Fig. 3.18 Transconductance for samples with different channel thicknesses.




Fig. 3.19 The gate voltage corresponding to minimum leakage current at fixed drain bias with different poly-silicon channel thickness.




Fig. 3.20 The minimum current of the samples with different poly-silicon channel thickness.




Fig. 3.21 Program speed characteristic for samples with for different annealing temperature.




Fig. 3.22 Erase speed characteristic for different annealing temperature.




Fig. 3.23 Transfer characteristics (I_d - V_g curve) with different annealing temperature.

	Sample E	Sample A	Sample F
V_t (V)	5.843	5.955	5.967
S.S. (mV/dec.)	1104.23	1114.39	1073.35
$G_{m,max}$ (μ S)	0.396	0.398	0.366

Table 3.5 The electrical parameters of Fig. 3.23.




Fig. 3.24 Output characteristics (the I_d - V_d curve) with different annealing temperature.




Fig. 3.25 Threshold voltage for samples with different annealing temperature.




Fig. 3.26 Subthreshold swing for samples with different annealing temperature.




Fig. 3.27 Transconductance swing for samples with different annealing temperature.




Fig. 3.28 The gate voltage corresponding to minimum leakage current at fixed drain bias with different annealing temperature.




Fig. 3.29 The minimum current of the samples with different annealing temperature.

Chapter 4

Reliability of TFT Nonvolatile Memory

4.1 Introduction

The previous studies reported that demands of nonvolatile memory device are the programming/erasing efficiency and reliability. The popular discussion reliability issues of TFT-NVM include gate disturbance, drain disturbance, data retention and endurance [4.1]-[4.3]. Also, these studies reported that gate and drain disturbance is produced by FN tunneling and band-to-band tunneling, respectively [4.4]-[4.5]. Besides, the reliability issues would become more and more serious with the device scaling down.

In this chapter, we discuss the data retention, gate disturbance and drain disturbance for different interface morphology, poly-silicon channel thicknesses and SPC annealing temperature devices. The section 4.2 will discuss all retention characteristics for different temperature (25 °C, 75 °C and 125 °C). The section 4.3 will investigate gate and drain disturbance at the programming state. The programming window is 6V for all reliability analysis and the voltage condition is in accordance with the section 2.5 shown in Table 4.1.

4.2 The Comparison of Retention Characteristics

Fig. 4.1 shows retention characteristics with various temperatures (25 °C, 75 °C and 125 °C) for different interface morphology. As it expected, the higher the retention temperature, the more degradation retention would be observed. In Fig. 4.1-(a), we observed that sample D has the worst retention and no apparent difference among sample A, B and C. This result indicates that the rough morphology may influence the retention property. This is attributed to that rougher morphology causes degraded oxide quality as a result of higher electron field in program state, resulting in the degradation of retention.

Fig. 4.2 shows retention characteristics with various temperatures (25 °C, 75 °C and 125 °C) for different poly-silicon channel thickness. There are no significant difference at low temperatures as shown in Fig. 4.2-(a) and (b). However, thicker channel devices show the slightly degraded retention issue when retention temperature increases to 125 °C, as shown in the Fig. 4.2-(c). This is attributed to that plasma-process-induced channel edge damage due to the ion bombardment during the etching of the poly-Si film [4.6]. Therefore, thicker channel device has larger damage range and degrades retention (the schematic is showed in Fig. 4.3). However, side wall scale is too small than total width (10 μ m), we could only observe this effect at the high temperature retention.

On the other hand, the retention characteristics with various temperatures (25 °C, 75 °C and 125 °C) for different SPC temperature are shown in Fig.4.4. No significant divergences are found based on the annealing temperature investigation. This is attributed to that the retention characteristic strongly related to the tunneling oxide quality. Therefore, changing the crystallization temperature can improve grain size but no significant impact for retention characteristic.

4.3 The Comparison of Disturbance Characteristics

The disturbance phenomena happen in memory array operation. Generally disturbance issues are classified for two category, word line disturbance (gate disturbance) and bite line disturbance (drain disturbance).

Fig. 4.5-4.10 show the gate and drain disturbance characteristics. The result indicates that threshold voltage diversification for gate disturbance has two steps, Electrons detrap from the blocking oxide for 10⁰-10¹ sec and electrons inject into trapping layer by FN-tunneling through the tunneling oxide for 10¹-10² sec. On the other hand, drain disturbance also has two steps, band-to-band-hot-holes inject from the tunneling oxide into

the trapping layer at 10^0 - 10^1 sec and gate injection electrons pass the blocking oxide at 10^1 - 10^2 sec. This observation can be possibly ascribed to the poor blocking oxide quality of devices that makes to trap-assistance electrons turn out (or in) of trapping layer and results in different impacts on gate and drain disturbance.

Fig. 4.5 and Fig. 4.6 show the gate and drain disturbance characteristics for different interface morphology devices. Significantly, rougher interface morphology causes the severe gate disturbance issue by both trap-assistance electrons loss and FN-tunneling injection range. This is attributed to the rougher morphology causes higher vertical electron field, enhancing the probability of electron tunneling (injection or losing). On the other hand, the slight drain disturbance has the similar phenomenon for gate disturbance. This is attributed to the hole injection mechanism is band-to-band tunneling injection, only depended on the vertical electron field for the overlap range between drain and gate. Therefore, the gate disturbance issue is more significant than drain disturbance issue for rougher interface morphology.

Fig. 4.7 and Fig. 4.8 show the gate and drain disturbance characteristics for different channel thickness devices. Fig. 4.9 and Fig. 4.10 show the gate and drain disturbance characteristics for different SPC temperature devices. There are no significant differences between all of these devices. This observation can be possibly ascribed to that disturbance charge injection/loss efficiency is dominated by vertical electron field. As the examination of chapter 3, the dependence of grain size and vertical electron field is not significant. Therefore, we can't find significant difference here.

4.4 Summary

In this chapter, we discuss the characteristics of retention, word line disturbance (gate disturbance) and bit line disturbance (drain disturbance). In section 4.2, we observe that


rougher morphology cause the degraded oxide quality by higher electron field in program state, resulting in the degradation of retention. Moreover, the relationship between SPC temperature and device retention is not found in this work. On the other hand, thicker channel devices show the slightly degraded retention issue (advanced studies are planned).

In the section 4.3, we discuss the disturbance issue and explain the mechanisms of gate/drain disturbance for our TFT-NVSM devices. These results indicate that rougher interface morphology causes the more obvious disturbance issue. On the other hand, we don't observe significant difference of the disturb issues for changing channel thickness and SPC temperature.




	Gate Disturb	Drain Disturb	Retention
V_g	20	0	0
V_d	0	20	0
V_s	0	0	0


Table 4.1 Voltage conditions utilized during the reliability analysis of the TFT nonvolatile memory.



(a)




(b)




(c)


Fig. 4.1 Retention characteristic for different morphologies at different temperature (a)25 °C, (b)75 °C, and (c)100 °C.



(a)






(b)




(c)

Fig. 4.2 Retention for samples with different channel thicknesses at different temperature (a)25 °C, (b)75 °C, and (c)100 °C.




(b)


Fig. 4.3 The schematic of the channel edge damage. (a) The device with channel film 50 nm. (b) The device with channel film 150 nm.



(a)



(b)



(c)

Fig.4.4 Retention for samples with different annealing temperature at different temperature (a)25 °C, (b)75 °C, and (c)100 °C.




Fig.4.5 Gate disturbance for different interface morphologies.




Fig.4.6 Drain disturbance for different interface morphologies.




Fig.4.7 Gate disturbance with different channel thicknesses




Fig.4.8 Drain disturbance with different channel thicknesses.




Fig.4.9 Gate disturbance with different annealing temperature.




Fig.4.10 Drain disturbance with different annealing temperature.

Chapter 5

Conclusions and Future Work

5.1 Conclusions

In this thesis, we have completely studied the impacts of interface morphology, channel thickness and SPC temperature for TFT-nonvolatile memory. In addition, we successfully make the different morphology by the oxidation process and found that thicker poly-silicon channel has the larger grain by SPC process based on the AFM result.

Rougher morphology device enhances the programming efficiency, but resulting in the reliability issue and worse electrical characteristics. Moreover, the extra oxidation process improves the electrical characteristics by reducing inter grain defects. However, we don't find any significant difference for the erasing efficiency. (Table 5.1)

Thicker channel device enhances the erasing efficiency but makes no significant improvement on the programming efficiency and reliability issues. On the other hand, thicker channel device effectively enhances the performance by larger grain size but results in higher off-leakage by deeper junction. (Table 5.2)


Furthermore, lower SPC temperature (580 °C) exhibits the best electron characteristics by larger grain size. However, SPC temperature exhibits lower impacts on the nonvolatile memory. As a result, optimizing SPC temperature is a promising way to improve LTTFT performance without any degradation of NVSM. (Table 5.3)

5.2 Future Work

In this work, we clarify the impacts of oxidation on transistors and nonvolatile memory. However, this experiment is not based on the same thermal budget. Thus, we find the difficulties decoupling the intrinsic roughness effect from different grain size generated

by different thermal budget. Therefore, in order to investigate roughness effect more systematically, we will study the roughness effect based on the same thermal budget. Moreover, floating gate application currently is still a prevailing for industry application, although SONOS has the potential to improve the retention characteristics. Thus, we will study the impacts of roughness on nonvolatile memory for SONOS and floating gate structure.

Moreover, plasma discharge and hydrogen-rich nitride capping are promising method to optimize TFT. However, a conclusive understanding of the impacts of these methods on nonvolatile memory is missing. Thus, investigating the hydrogen that can alter the P/E speed, retention, and disturbance are interesting.



	P. speed	E. speed	V_t , S.S	$G_{m,max}$	Retention	Disturb
Sample A (Without oxidation)	4	--	4	4	1	1
Sample B (Oxidation 10nm)	3	--	1	1	2	2
Sample C (Oxidation 20nm)	2	--	2	2	3	3
Sample D (Oxidation 40nm)	1	--	3	3	4	4

Table 5.1 The comparison of different interface morphology devices.

	P. speed	E. speed	V_t , S.S	$G_{m,max}$	Retention	Disturb
Sample G (Thickness 50nm)	--	3	2	3	1	--
Sample H (Thickness 100nm)	--	1	3	2	2	--
Sample A (Thickness 150nm)	--	1	1	1	3	--

Table 5.2 The comparison of different channel thickness devices.

	P. speed	E. speed	V_t , S.S	$G_{m,max}$	Retention	Disturb
Sample E (SPC 580°C)	--	--	1	1	--	--
Sample A (SPC 600°C)	--	--	2	2	--	--
Sample F (SPC 620°C)	--	--	3	3	--	--

Table 5.3 The comparison of different SPC temperature devices.

References

Chapter 1

- [1.1] D. Kahng and S. M. Sze, "A Floating Gate and its Application to Memory Devices," *Bell Syst. Tech. J.*, vol. 46, 1288 (1967).
- [1.2] S. M. Sze, "Non-volatile Semiconductor Memory in Retrospect and Prospect".
- [1.3] J. J. Chang, "Nonvolatile semiconductor memory device," *pro. IEEE*, vol. 64, July 1976.
- [1.4] C. Y. Lu. and H. Kuan, "Nonvolatile Semiconductor Memory Revolutionizing Information Storage," *IEEE Nanotechnology Mag.*, pp.4, Dec. 2009.
- [1.5] P. Pavan, R. Bez, P. Olive, and E. Zanoni, "Flash memory cells – an Overview," *Pro. IEEE*, vol. 85, pp. 1248, Aug. 1997.
- [1.6] Y. Iwata, M. Momodomi, T. Tanaka, H. Oodaira, Y. Itoh, R. Nakayialtla, R. Kirhiawa, S. Aritome, T. Endoh, R. Shirota, K. Ohuchi, and F. Masuoka, "A high-density NAND EEPROM with block-page programming for microcomputer application," *IEEE J. Solid-State Circuits*, vol. SC-25, no. 4, pp. 417-424, 1990.
- [1.7] S. Aritome, "Advanced Flash Memory Technology and Trenfor File Storage Application," *IEEE IEDM Tech. Dig.*, pp.763-766, 2000.
- [1.8] Global Semiconductor Devices: Applications, Market, and Trend Analysis. *Topology Research Institute, Taipei, Taiwan, Dec. 2010.*
- [1.9] The International Technology Roadmap for Semiconductors (ITRS), 2011.
- [1.10] D. Ielmimi, "Reliability Issues and Modeling of Flash and Post-Flash Memory," *Microelectronic Engineering*, PP. 86, 1870 (2009).
- [1.11] Y. S. Shin, "Non-Volatile Memory Technologies for Beyond 2010", *Symposium on VLSI Cir. Dig.*, pp.156-159, 2005.

- [1.12] C. Y. Lu, T. C. Luand, R. Liu, "Non-volatile Memory Technology-Today and Tomorrow", *Proceedings of 13th IPFA, Singapore*, pp.18-23, 2006.
- [1.13] Y. S. Shin, "Non-Volatile Memory Technologies for Beyond 2010," *Symposium on VLSI Cir. Dig.*, pp. 156-159, 2005.
- [1.14] K. Kim, J. H. Choi, and H. S. Jeong, "The Future Prospect of Nonvolatile Memory", in *Proc. VLSI-TSA 2005 (Hsinchu, Taiwan, ROC)*, pp. 88-94, 2005.
- [1.15] H. A. R. Wegener, A. J. Lincoln, H. C. Pao, M. R. O'Connell, and R. E. Oleksiak, "The variable threshold transistor, a new electrically alterable, non-destructive read-only storage device," *IEEE IEDM Tech. Dig.*, Washington, D.C., 1967.
- [1.16] Y. Yatsuda, T. Hagiwara, R. Kpndo, S. Minami, and Y. Itoh, "N-channel Si-gate MNOS device for high speed EAROM," *Proc. 10th Conf. Solid State Devices*, pp.11, 1970.
- [1.17] T. Hagiwarw, Y. Yatasuda, R. Kondo, S. Minami, T. Aoto, and Y. Itoh, "A 16 kbit Electrically Erasable PROM Using n-Channel Si-Gate MNOS Technology," *IEEE Journal of Solid-State Circuits*, vol. sc-15, no. 3, June, 1980.
- [1.18] P. C. Chen, "Threshold-alterable Si-gate MOS devices," *IEEE Trans. Elect. Dev.*, ED-24, pp. 584, 1977.
- [1.19] M. H. White, Y. Yang, P. Ansha and M. L. French, "A low voltage SONOS nonvolatile semiconductor memory technology," *IEEE Tran. Compon., Packag, Manuf. Technol.*, vol. 20, pp. 190-195, 1997.
- [1.20] M. K. Cho and D. M. Kim, "High performance SONOS memory cells free of drain turn-on and over-erase: compatibility issue with current flash technology," *IEEE Electron Device Lett.*, vol. 21, no. 8, pp. 399-401, 2000.
- [1.21] F. R. Libsch and M. H. White, "Charge transport and storage of low programming voltage SONOS/MONOS memory devices," *Solid-State Electron.*, vol. 33, pp. 105-126, 1990.

- [1.22] E. Suzuki, H. Hayashi, K. Ishii, and Y. Hayashi, "A low-voltage. Alterable EEPROM with metal - oxide - nitride - oxide - semiconductor (MONOS) structures," *IEEE Trans. Electron Devices*, vol. 30, no. 8, pp. 122, 1983.
- [1.23] B. Eitan, R. Kazerounian, A. Roy, G. Crisenza, P. Cappelletti, and A. Modelli, "Multilevel flash cells and their trade-offs," in *IEDM Symp. Tech. Dig.*, pp. 169-172, 1996.
- [1.24] S. Tiwari, F. Rana, K. Chan, H. Hanafi, W. Chan, and D. Buchanan, "Volatile and Non-volatile Memories in Silicon with Nano-crystal Storage," *IEEE IEDM Tech. Dig.*, pp.521, 1995.
- [1.25] S. Tiwari, F. Rana, K. Chan, H. Hanafi, W. Chan, and D. Buchanan, "Volatile and non-volatile memories in silicon with nano-crystal storage," *IEDM Tech. Dig.*, pp. 111-114, 1998.
- [1.26] S. Maikap, T. Y. Wang, P. J. Tzeng, C. H. Lin, L. S. Lee, J. R. Yang, and M. J. Tsai, "Charge storage characteristics of atomic layer deposited RuO_x nanocrystals," *Appl. Phys. Lett.*, vol. 90, pp. 253108, 2007.
- [1.27] S. Maikap, P. J. Tzeng, C. C. Wang, T. C. Tien, L. S. Lee, J. R. Yang, and M. J. Tsai, "Physical and electrical characteristics of atomic layer deposited TiN nanocrystal memory capacitors," *Appl. Phys. Lett.*, vol. 91, pp. 043114, 2007.
- [1.28] C. H. Kao, C. S. Lai, M. C. Tsai, K. M. Fan, C. H. Lee, and C. S. Huang, "SiGe nanocrystals fabricated by One-Step thermal oxidation and rapid thermal annealing," *Electrochem. and Solid State Lett.*, vol. 11, no. 4, pp. K44-K46, 2008.
- [1.29] C. P. Lu, B. Y. Tsui, C. K. Luo, C. H. Lin, P. J. Tzeng, C. C. Wang, and M. J. Tsai, "Trigate TiN nanocrystal memory with high-*k* blocking dielectric and high work function gate electrode," *Electrochem. and Solid State Lett.*, vol. 12, no. 3, pp. H70-H72, 2009.
- [1.30] C. H. Lee, K. I. Choi, M. K. Cho, Y. H. Song, K. C. Park, and K. Kim, "A Novel

- SONOS Structure of $\text{SiO}_2/\text{SiN}/\text{Al}_2\text{O}_3$ with TaN metal gate for multi-giga bit flash memories,” *IEEE IEDM Tech. Dig.*, pp. 613-616, 2003.
- [1.31] H.T. Lue, S.Y. Wang, E.K. Lai, Y.H. Shih, S.C. Lai, L. W. Yang, K. C. Chen, J. Ku, K.Y. Hsieh, R. Liu, and C.Y. Lu, “BE-SONOS: a bandgap engineered SONOS with excellent performance and reliability,” *IEEE IEDM Tech. Dig.*, pp. 555-558, 2005.
- [1.32] H. Oshima and S. Morozumi, “Future trends for TFT integrated circuits on glass substrates,” *IEEE IEDM Tech. Dig.*, pp. 157, 1989.
- [1.33] Y. H. Lin, C. H. Chien, T. H. Chou, T. S. Chao, C. Y. Chang and T. F. Lei, “2-bit Poly-Si-TFT Nonvolatile Memory Using Hafnium oxide, Hafnium Silicate and Zirconium silicate,” *IEEE IEDM Tech. Dig.*, 2005.
- [1.34] L. Sheng, E. D. Backer, D. Wojciechowski, J. D. Greve, K. Dhondt, S. Boonen, D. Malschaert, E. Snyder,” Surface Roughness Enhanced Current in Defectively Stressing Poly-Oxide-Poly Capacitors,” *IEEE IIRW FINAL REPORT*, pp. 205-208, 2006.
- [1.35] S. I. Hsieh, H. T. Chen, Y. C. Chen, C. L. Chen, and Y. C. King, “MONOS Memory in sequential laterally solidified low-temperature poly-Si TFTs” *IEEE Electron Device Lett.*, vol. 27, no. 4, pp. 272–274, Apr. 2006.

Chapter 2

- [2.1] T. J. King, M. G. Hack, and I. W. Wu, "Effective density-of-states distributions for accurate modeling of polycrystalline-silicon thin-film transistors," *Journal of Applied Physics*, vol. 75, pp. 908-913, 1994.
- [2.2] I. W. Wu, T. Y. Huang, W. B. Jackson, A. G. Lewis, and A. Chiang, "Passivation kinetics of two types of defects in polysilicon TFT by plasma hydrogenation," *IEEE Electron Device Lett.*, vol. 12, pp. 181-183, 1991.
- [2.3] T. Terano, H. Moriya, A. Nakamura, I. Fujiwara, K. Nomoto, A. Hashiguchi, H. Kosaka and T. Kobayashi, "Narrow Distribution of Threshold Voltage in 4Mbit MONOS Memory-Cell Arrays and Its Impact on Cell Operation," *IEEE IEDM Tech. Dig.*, pp. 2.6.1-2.6.4, 2001.
- [2.4] M. K. Cho and D. M. Kim, "High Performance SONOS Memory Free of Drain Turn-on and Over-erase: Compatibility Issue with Current Flash Technology," *IEEE Electron Device Lett.*, pp. 399-401, 2000.
- [2.5] S. Minami and Y. Kamigaki, "A Novel MONOS Nonvolatile Memory Device Ensuing 10-year Data Retention after 10⁷ Erase/ Write Cycles," *IEEE Trans. Electron Devices*, pp. 2011-2017, 1993.
- [2.6] B. Eitan, P. Pavan, I. Bllom, E. Aloni, A. Frommer and D. Finzi, "NROM: A Novel Localize Trapping, 2-Bit Nonvolatile Memory Cell," *IEEE Electron Device Lett.*, Vol. 21, pp. 543-545, 2000.
- [2.7] Y. H. Shih, H. T. Lue, K. Y. Hsieh, R. Liu, C. Y. Lu, "A Novel 2-Bit/Cell Nitride Storage Flash Memory with Greater than 1M P/E-cycle Endurance," *IEEE IEDM Tech. Dig.*, pp. 881-884, 2004.

- [2.8] I. W. Cho, B. R. Lim, J. H. Kim, S. S. Kim, K. C. Kim, B. J. Lee, G. J. Bae, N. I. Lee, S. H. Kim, K. W. Koh, H. K. Kang, M. K. Seo, S. W. Kim, S. H. Lee, M. C. Kim, S. D. Chae, S. A. Seo, C. W. Kim, "Full Integration and Characterization of Localized ONO Memory (LONOM) for Embedded Flash Technology," *Proc. Symp. VLSI Technology*, pp. 240-241, 2004.
- [2.9] M. Lenzlinger and E. H. Snow, "Fowler-Nordheim tunneling into thermally growth SiO₂," *J. Appl. Phys.*, vol. 40, pp. 278-283, 1969.
- [2.10] J. Y. Wu, Y. C. King, H. T. Lue, Y. H. Shih, E. K. Lai, K. Y. Hsieh, R. Liu, and C. Y. Lu," A Novel Channel-Program-Erase Technique with substrate Transient Hot Carrier Injection for SONOS Memory Application", *ESSDERC*, pp. 222-225, 2006.
- [2.11] Min-hwa, A. Bergement, "Programming and Erase with Floating-Body for High Density Low Voltage Flash EEPROM Fabricated on SOI Wafers", *Proceedings 1995 IEEE International SOI Conference*, Oct 1995
- [2.12] W. C. Wu, T. S. Chao, W. C. Peng, W. L. Yang, J. H. Chen, M. W. Ma, C. S. Lai, T. Y. Yang, C. H. Lee, T. M. Hsieh, J. C. Liou, T. P. Chen, C. H. Chen, C. H. Lin, H. H. Chen, and J. Ko, "Optimized ONO thickness for multi-level and 2-bit/cell operation for wrapped-select-gate (WSG) SONOS memory", *Semiconductor Science and Technology*, vol. 23, 2008.
- [2.13] J. L. Wu, C. H. Kao, H. C. Chien, T. K. Tsai, C. Y. Lee, C. W. Liao, C. Y. Chou, and M. I. Yang, "Retention Reliability Improvement of SONOS Non-volatile Memory with N₂O Oxidation Tunnel Oxide", *Integrated Reliability Workshop Final Report*, pp.209-212, Sept. 2006

Chapter 3

- [3.1] T. F. Lei, J. Y. Cheng, S. Y. Shiau, T. S. Chao, and C. S. Lai, "Characterization of Polysilicon Oxides Thermally Grown and Deposited on the Polished Polysilicon Films," *IEEE Transactions on Electron Device*, vol. 45, pp. 912–917, April 1998.
- [3.2] S. I. Hsieh, H. T. Chen, Y. C. Chen, C. L. Chen, and Y. C. King, "MONOS memory in sequential laterally solidified low - temperature poly - si TFTs," *IEEE Electron Device Lett.*, vol. 27, no. 4, pp. 272–274, Apr. 2006.
- [3.3] M. Bonnel, N. Duhamel, L. Haji, B. Loisel, and J. Stoemenos, "Polycrystalline Silicon Thin-Film Transistors with Two-step Annealing Process", *IEEE Electron Device Lett.*, vol. 14, pp. 551-553, December, 1991
- [3.4] C. V. Thompson, "Secondary grain growth in thin films of semiconductors: Theoretic2d aspects" *J. Appl. Phys.*, vol. 58, pp. 763-772, March, 1985.
- [3.5] A. B. Y. Chan, C. T. Nguyen, P. K. Ko, S. T. Chan, and S. S. Wong, "Polished TFT's: Surface Roughness Reduction and Its Correlation to Device Performance Improvement" *IEEE Transactions on Electron Device*, vol. 44, pp. 455–463, March 1997.
- [3.6] J. P. Colinge, "Reduction of Kink Effect in Thin-Film SOI MOSFET's", *IEEE Electron Device Lett.*, vol. 9, pp. 97-99, February, 1988.
- [3.7] H. L. Chen and C. Y. Wu, "An Analytical Grain-Barrier Height Model and Its Characterization for Intrinsic Poly-Si Thin-Film Transistor", *IEEE Transactions on Electron Device*, vol. 45, no. 10, pp. 2245-2247, October 1998.
- [3.8] K. K. Young, "Analysis of Conduction in Fully Depleted SOI MOSFET's" *IEEE Transactions on Electron Device*, vol. 36, pp. 504–506, March 1989.
- [3.9] A. Kumar K. P. and J. K. O. Sin, "Influence of lateral electric field on the anomalous leakage current in polysilicon TFT," *IEEE Electron Device Lett.*, vol. 20,

pp. 27-29, January, 1999.


- [3.10] M. K. Hatalis and D. W. Greve, "Large grain polycrystalline silicon by low-temperature annealing pressure chemical vapor deposited amorphous silicon films," *J. Appl. Phys.*, vol.63, no. 7, pp. 2260-2266, June, 1988.
- [3.11] K. Pangal, J. C. Sturm, and S. Wanger, "Hydrogen plasma enhanced crystallization of hydrogenated amorphous silicon films," *J. Appl. Phys.*, vol.85, no. 3, pp. 1900-1906, February, 1985.



Chapter 4

- [4.1] S. I.Hsieh, H. T.Chen, Y. C. Chen, C. L. Chen, J. X. Lin, and Y. C. King, “Reliability and Memory Characteristics of Sequential Laterally Solidified Low Temperature Polycrystalline Silicon Thin Film Transistors with an Oxide-Nitride-Oxide Stack Gate Dielectric”, *Japanese Journal of Applied Physics*, vol. 45, no. 4B, pp. 3154-3158, 2006.
- [4.2] H. T. Lue, Y. H. Hsiao, Y. H. Shih, E. K. Lai, K. Y.Hsieh, R. Liu, and C. Y. Lu, “Study of Charge Loss Mechanism of SONOS-type Devices Using Hot Hole Erase and Methods to Improve the Charge Retention”, *IEEE 44th Annual International Reliability Physics Symposium*, San Jose, pp.523-529, 2006.
- [4.3] Y. H. Shih, E. K. Lai, K. Y. Hsieh, R. Liu, and C. Y. Lu, “Two-bit/cell Nitride Trapping Nonvolatile Memory and Reliability”, *Solid-State and Integrated Circuit Technology*, pp.752-755, Oct. 2006.
- [4.4] M. K. Cho and D. M. Kim “Simultaneous hot-hole injection at drain and source for efficient erase and excellent endurance in SONOS flash EEPROM cells,” *IEEE Electron Device Lett.*, vol. 24, pp. 260-262, 2003.
- [4.5] W. C. Wu, T. S. Chao, W. C. Peng, W. L. Yang, J. H. Chen, M. W. Ma, C. S. Lai, T. Y. Yang, C. H. Lee, T. M. Hsieh, J. C. Liou, T. P. Chen, C. H. Chen, C. H. Lin, H. H. Chen, and J. Ko, “Optimized ONO thickness for multi-level and 2-bit/cell operation for wrapped-select-gate (WSG) SONOS memory,” *Semiconductor Science and Technology*, vol. 23, 2008.
- [4.6] J. J. Chang, K. S. Chang-Liao, Senior Member, IEEE, T. K. Wang, Y. C. Wu, K. C. Lin, C. Y. Chen, Y. M. Chen, J. P. Tseng, and M. F. Hung, “Electrical Degradation and Recovery of Low-Temperature Polycrystalline Silicon Thin-Film Transistors in Polycrystalline Silicon Plasma Process,” *IEEE Transactions on Electron Device*, vol.

58, pp. 2448–2445, August 2011.



簡歷 (Vita)

姓名：劉劭軒

性別：男

出生日：1987 年 4 月 2 日

籍貫：台灣 高雄市

出生地：台灣 高雄市

學歷：

高雄市鳳山區新甲國民小學
1993 年 9 月~1999 年 6 月

高雄市鳳山區鳳甲國民中學
1999 年 9 月~2002 年 6 月

國立鳳山高中

2002 年 9 月~2005 年 6 月

國立中興大學物理學系 學士班
2005 年 9 月~2010 年 6 月

國立交通大學電子物理所 碩士班
2010 年 9 月~2012 年 6 月

碩士論文題目：

表面形態及結晶條件對薄膜電晶體與非揮發性記憶體之影響

The Impact of Morphology and Crystallization Condition on Thin Film Transistors and Nonvolatile Memories

