

# Low-Voltage-Driven Flexible InGaZnO Thin-Film Transistor With Small Subthreshold Swing

Nai-Chao Su, Shui-Jinn Wang, Chin-Chuan Huang, Yu-Han Chen, Hao-Yuan Huang, Chen-Kuo Chiang, and Albert Chin

**Abstract**—A flexible thin-film transistor (TFT) was made by integrating a high- $\kappa$  HfLaO gate dielectric and an amorphous-InGaZnO (a-IGZO) active layer on a polyimide substrate. This flexible HfLaO/a-IGZO TFT exhibits a low threshold voltage of 0.1 V, a small subthreshold swing of 0.18 V/dec, a high maximum saturation mobility of  $22.1 \text{ cm}^2/\text{V} \cdot \text{s}$ , and an acceptable ON/OFF current ratio of  $2 \times 10^5$ . The low threshold voltage and small subthreshold swing allow the device to operate at 1.5 V for low-power applications, which should enable significant future progress in energy efficiency.

**Index Terms**—Flexible thin-film transistors (TFTs), HfLaO, high- $\kappa$ , InGaZnO (IGZO).

## I. INTRODUCTION

DE TO their advantages of being conformable, light-weight, and nonfragile, flexible electronic devices are being considered for a variety of applications such as RFIDs, flexible displays, wearable electronics, e-textiles, artificial skin/muscles, etc. [1], [2]. The main challenge of flexible electronics is to find appropriate materials and fabrication methods to circumvent the inherent barrier of the low glass-transition temperature ( $T_g$ ) for flexible substrates. Organic small molecules and polymers are flexible, but devices based on organic materials are subjected to challenges resulting from their difficult packaging and short lifetimes. Conventional hydrogenated amorphous-silicon thin-film transistors (TFTs) can be fabricated on plastic substrates by lowering the deposition temperature of the PECVD to below 200 °C. However, low-temperature-deposited Si becomes much less stable under bias stress, and its low mobility still limits its applications [3]. Although high-performance low-temperature polysilicon TFTs with flexible substrates can be made by transfer techniques, the complexity and the poor yield of the process have apparently hindered further progress [4] and [5]. Recently, nanocrystalline-silicon (nc-Si) TFTs have shown both high

mobility ( $> 10^2 \text{ cm}^2/\text{V} \cdot \text{s}$ ) and good device stability, but the enhancement of the growth rate for nc-Si still requires further research [6]. Nomura *et al.* developed a new method for the fabrication of TFTs by presenting the first InGaZnO (IGZO) TFTs on an yttria-stabilized zirconia substrate [7] and subsequently demonstrated the production of amorphous-IGZO (a-IGZO) TFTs on a PET substrate [8]. A-IGZO can be deposited using low thermal-budget processes and exhibits levels of mobility that can be orders of magnitude higher than that of a-Si [9]–[16]. This unique feature makes it the most promising semiconductor candidate involved in flexible electronics. Recently, flexible a-IGZO TFT arrays have been implemented in the backplane of e-paper [11] and active-matrix organic light-emitting diode [12] displays. Other ingenious TFTs with a-IGZO channels fabricated on a variety of flexible substrates have also been widely investigated [11]–[16]. However, the majority of reported flexible IGZO TFTs require high operation voltages, which is a major concern in portable or battery-powered devices. To reduce the operation voltage of TFTs, a gate oxide material with a high dielectric constant is urgently needed. Among various high- $\kappa$  dielectrics, HfLaO not only possesses a high dielectric constant but also exhibits superior properties such as good thermal stability, wideband offset to the conduction band, less Fermi-level pinning, and low charge trapping density when compared with other binary oxides [17], [18]. In this letter, we report a flexible a-IGZO TFT on a polyimide (PI) substrate using HfLaO high- $\kappa$  gate dielectric. This device displays a low threshold voltage ( $V_T$ ) of 0.1 V, a small subthreshold swing ( $SS$ ) of 0.18 V/dec, a high saturation mobility ( $\mu_{\text{sat}}$ ) of  $22.1 \text{ cm}^2/\text{V} \cdot \text{s}$ , an acceptable ON/OFF current ratio ( $I_{\text{on}}/I_{\text{off}}$ ) of  $2 \times 10^5$ , and a low operation voltage of 1.5 V.

## II. EXPERIMENTAL DETAILS

Manuscript received February 12, 2010; revised March 12, 2010; accepted March 25, 2010. Date of publication May 6, 2010; date of current version June 25, 2010. This work was supported by the National Science Council (NSC) of Taiwan under Contracts NSC 98-2218-E-009-004 and NSC 96-2221-E-006-285-MY3. The review of this letter was arranged by Editor A. Nathan.

N.-C. Su, S.-J. Wang, C.-C. Huang, Y.-H. Chen, H.-Y. Huang, C.-K. Chiang are with the Institute of Microelectronics, Department of Electrical Engineering, National Cheng Kung University, Tainan 70101, Taiwan (e-mail: sjwang@mail.ncku.edu.tw).

A. Chin is with the Department of Electronics Engineering and the Nano-Electronics Consortium of Taiwan, National Chiao Tung University, Hsinchu 30010, Taiwan.

Color versions of one or more of the figures in this letter are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/LED.2010.2047232

Fig. 1 shows a schematic cross-sectional view of the HfLaO/a-IGZO TFTs fabricated on the PI substrate. Bottom-gate top-contact IGZO TFTs were fabricated on a 125-μm-thick PI substrate (Kapton HPP-ST, Dupont) through a four-shadow-mask process flow. To handle the flexibility of the substrate during device fabrication and reduce the surface roughness, the PI substrate was attached to a blanket wafer and dehydrated in vacuum at 200 °C, followed by a 100-nm-thick  $\text{SiO}_2$  deposition by an electron-beam evaporator as a buffer layer. Then, 50-nm-thick TaN gate electrodes were deposited by reactive sputtering and were patterned. Before the high- $\kappa$  deposition, a  $\text{NH}_3^+$  plasma treatment was applied to improve the TaN/high- $\kappa$




Fig. 1. Schematic cross-sectional view of a flexible IGZO TFT with an inverted staggered bottom-gate structure.




Fig. 2.  $C-V$  (inset:  $J-V$ ) characteristics of  $\text{TaN}/\text{HfLaO}/\text{Al}$  capacitors fabricated on the PI substrate with different annealing conditions.

interface. This treatment was used to effectively reduce the gate leakage of dynamic random access memory capacitors [19]. Then, 40-nm HfLaO was deposited by electron-beam evaporation at room temperature. To enhance the gate oxide quality, a furnace annealing in  $\text{O}_2$  at 200 °C for 30 min was applied [20]. The a-IGZO active layer was deposited by radio-frequency sputtering from a three-inch IGZO target ( $\text{In}_2\text{O}_3 : \text{Ga}_2\text{O}_3 : \text{ZnO} = 1 : 1 : 1$ ) in a 5%  $\text{O}_2/\text{Ar}$  ambient without substrate heating. Finally, 300 nm of Al source and drain contact electrodes was formed using a thermal evaporator, followed by sintering at 200 °C to reduce the contact resistance. The channel dimensions of the TFTs are  $500 \times 50 \mu\text{m}^2$ . Prior to IGZO TFT fabrication, metal–insulator–metal capacitors were made on the same PI substrate to investigate the dielectric constant of the gate dielectric. The devices were characterized using an HP4156C semiconductor parameter analyzer and an HP4284A precision LCR meter.

### III. RESULTS AND DISCUSSION

Fig. 2 and its inset show the  $C-V$  and  $J-V$  characteristics of  $\text{TaN}/\text{HfLaO}/\text{Al}$  capacitors on the PI substrate under different annealing conditions. It reveals that the sample after 30-min annealing shows the lowest leakage current density of  $3 \times 10^{-8} \text{ A}/\text{cm}^2$  at 1.5 V, along with the highest capacitance density of  $4.6 \text{ fF}/\mu\text{m}^2$ , due to dielectric densification and




Fig. 3. Output characteristics of a representative flexible HfLaO/a-IGZO TFT. A photograph of real devices on the PI substrate is shown in the inset.




Fig. 4. Transfer characteristics of a representative flexible HfLaO/a-IGZO TFT.

defect reduction. Samples with prolonged thermal annealing show no further improvement in either the leakage current or capacitance. This capacitance density gives an equivalent oxide thickness of 7.5 nm and a high  $\kappa$ -value of  $\sim 21$  for the HfLaO dielectric.

The  $I_D-V_D$  characteristics of the flexible high- $\kappa$  HfLaO/a-IGZO TFT are shown in Fig. 3. An enhancement-mode behavior with good saturation characteristics was observed under a low operation voltage of 1.5 V, which is a promising index for the energy efficiency in applications such as battery-powered devices. Fig. 4 shows the  $I_D-V_G$  and  $I_D^{1/2}-V_G$  characteristics of a representative flexible TFT device for a  $V_D$  of 1 V. Using  $\mu_{\text{sat}} = (2I_D/C_{\text{ox}})(L/W)/(V_G - V_T)^2$ , the  $\mu_{\text{sat}}$  calculated from the saturation regime of the  $I_D^{1/2}-V_G$  plot was  $22.1 \text{ cm}^2/\text{V} \cdot \text{s}$ . Moreover, a low  $V_T$  of 0.1 V and an acceptable  $I_{\text{on}}/I_{\text{off}}$  of  $2 \times 10^5$  were also acquired. Note that the prepared TFT shows fast switching at an  $SS$  of 0.18 V/dec and a negligible hysteresis of 20 mV, suggesting that the HfLaO quality is good, even though it was processed at low temperature. In addition, no obvious electrical degradation was observed from the prepared TFT when measured under a bending curvature of  $0.2 \text{ cm}^{-1}$ . Further investigation into the electrical stability relative to bending stress and the durability after a long-term bending cycle is in progress.

In Table I, we compare some important device parameters of flexible a-IGZO TFTs with different dielectrics on various

TABLE I  
COMPARISON OF IGZO TFTs WITH DIFFERENT GATE DIELECTRICS  
ON VARIOUS FLEXIBLE SUBSTRATES

Gate dielectrics	Dielectric constant	Substrate	Operation voltage (V)	$V_T$ (V)	$SS$ (V/dec)	$\mu_{sat}$ ( $\text{cm}^2/\text{Vs}$ )	$I_{on}/I_{off}$
HfLaO 40nm [This work]	21	PI	1.5	0.1	0.18	22.1	$2 \times 10^5$
SiON 300nm [11]	-	PEN	40	5.8	-	5.1	$> 10^6$
SiN <sub>x</sub> 150nm [12]	-	PI	30	0.9	0.25	15.1	$5 \times 10^8$
MgO <sub>0.3</sub> BST <sub>0.7</sub> 300nm [13]	18	PET	10	2.2	0.42	21.34	$8.27 \times 10^6$
SiN <sub>x</sub> 80nm [14]	8	PET	6	1.25	0.35	12.1	$> 10^5$
Y <sub>2</sub> O <sub>3</sub> 130nm [15]	14	PET	6	1.4	0.2	3.9	$1.7 \times 10^6$
Cellulose 75μm [16]	-	Cellulose	20	1.9	0.8	34	$2.9 \times 10^4$

substrates. The performance of the present flexible HfLaO/a-IGZO TFT is comparable with that of devices using gate dielectrics such as SiON, SiN<sub>x</sub>, MgO<sub>0.3</sub>BST<sub>0.7</sub>, Y<sub>2</sub>O<sub>3</sub>, and cellulose paper. Furthermore, because of high capacitance density, the gate dielectric substantially reduces the device operating voltage to 1.5 V. Therefore, it is expected that the high- $\kappa$  HfLaO gate dielectric will enable low power consumption and mechanical flexibility for future display electronics.

#### IV. CONCLUSION

We have succeeded in fabricating HfLaO/a-IGZO TFTs on a PI substrate. These devices feature a low  $V_T$  of 0.1 V, a small  $SS$  of 0.18 V/dec, a high  $\mu_{sat}$  of 22.1  $\text{cm}^2/\text{V} \cdot \text{s}$ , and a good  $I_{on}/I_{off}$  of  $2 \times 10^5$ . The integration of high- $\kappa$  HfLaO dielectrics into IGZO TFTs attained the aim of reducing the driving voltage. This result permits device operation at 1.5 V, and these devices show great potential for applications in next-generation flexible displays.

#### ACKNOWLEDGMENT

The authors would like to thank the Advanced Optoelectronic Technology Center, National Cheng Kung University, Taiwan, and the Nano Device Laboratories for the technical support.

#### REFERENCES

- [1] I.-C. Cheng and S. Wagner, "Overview of flexible electronics technology," in *Flexible Electronics: Materials and Applications*, W. S. Wong and A. Salleo, Eds. New York: Springer-Verlag, 2009, ch. 1, pp. 1–28.
- [2] A. Sazonov, D. Striakhilev, C.-H Lee, and A. Nathan, "Low-temperature material and thin film transistor for flexible electronics," *Proc. IEEE*, vol. 93, no. 8, pp. 1420–1428, Aug. 2005.
- [3] K. Long, A. Z. Kattamis, I.-C. Cheng, H. Gleskova, S. Wagner, and J. C. Sturm, "Stability of amorphous-silicon TFTs deposited on clear plastic substrates at 250 °C to 200 °C," *IEEE Electron Device Lett.*, vol. 27, no. 2, pp. 111–113, Feb. 2006.
- [4] T. Shimoda and S. Inoue, "Surface-free technology by laser annealing (SUFTLA)," in *IEDM Tech. Dig.*, Dec. 1999, pp. 289–292.
- [5] K. Takechi, T. Eguchi, H. Kanoh, T. Ito, and S. Otsuki, "High-rate glass etching process for transferring polycrystalline silicon thin-film transistor to flexible substrates," *IEEE Trans. Electron Devices*, vol. 18, no. 3, pp. 384–388, Mar. 2005.
- [6] A. Sazonov, D. Striakhilev, and A. Nathan, "Low-temperature amorphous and nanocrystalline silicon materials and thin-film transistors," in *Flexible Electronics: Materials and Applications*, W. S. Wong and A. Salleo, Eds. New York: Springer-Verlag, 2009, ch. 3, pp. 53–73.
- [7] K. Nomura, H. Ohta, K. Ueda, T. Kamiya, M. Hirano, and H. Hosono, "Thin-film transistor fabricated in single-crystalline transparent oxide semiconductor," *Science*, vol. 300, no. 5623, pp. 1269–1272, May 2003.
- [8] K. Nomura, H. Ohta, A. Takagi, T. Kamiya, M. Hirano, and H. Hosono, "Room-temperature fabrication of transparent flexible thin-film transistors using amorphous oxide semiconductor," *Nature*, vol. 432, no. 7016, pp. 488–492, Nov. 2004.
- [9] P. Barquinha, L. Pereira, G. Goncalves, R. Martins, and E. Fortunato, "Toward high-performance amorphous GIZO TFTs," *J. Electrochem. Soc.*, vol. 156, no. 3, pp. H161–H168, Mar. 2009.
- [10] H. Yabuta, M. Sano, K. Abe, T. Aiba, T. Den, H. Kumomi, K. Nomura, T. Kamiya, and H. Hosono, "High-mobility thin-film transistor with amorphous InGaZnO<sub>4</sub> channel fabricated by room temperature rf-magnetron sputtering," *Appl. Phys. Lett.*, vol. 89, no. 11, p. 112 123, Sep. 2006.
- [11] M. Ito, M. Kon, C. Miyazaki, N. Ikeda, M. Ishizaki, R. Matsubara, Y. Ugajin, and N. Sekine, "Amorphous oxide TFT and their applications in electrophoretic," *Phys. Stat. Sol. A*, vol. 205, no. 8, pp. 1885–1894, Aug. 2008.
- [12] J.-S. Park, T.-W. Kim, D. Stryakhilev, J.-S. Lee, S.-G. An, Y.-S. Pyo, D.-B. Lee, Y. G. Mo, D.-U. Jin, and H. K. Chung, "Flexible full color organic light-emitting diode display on polyimide plastic substrate driven by amorphous indium gallium zinc oxide thin-film transistors," *Appl. Phys. Lett.*, vol. 95, no. 1, p. 013503, Jul. 2009.
- [13] D. H. Kim, N. G. Cho, S. H. Han, H.-G. Kim, and I.-D. Kim, "Thickness dependent of gate dielectric and active semiconductor on InGaZnO<sub>4</sub> TFT fabricated on plastic substrates," *Electrochem. Solid-State Lett.*, vol. 11, no. 12, pp. H317–H319, Dec. 2008.
- [14] W. Lim, J. H. Jang, S.-H. Kim, D. P. Norton, V. Craciun, S. J. Pearton, F. Ren, and H. Shen, "High performance indium gallium zinc oxide thin film transistor fabricated on polyethylene terephthalate substrate," *Appl. Phys. Lett.*, vol. 93, no. 8, p. 082102, Aug. 2009.
- [15] H. Kumomi, K. Nomura, T. Kamiya, and H. Hosono, "Amorphous oxide channel TFTs," *Thin Solid Films*, vol. 516, no. 7, pp. 1516–1522, Feb. 2008.
- [16] E. Fortunato, N. Correia, P. Barquinha, L. Pereira, G. Goncalves, and R. Martins, "High-performance flexible hybrid field-effect transistors based on cellulose fiber paper," *IEEE Electron Device Lett.*, vol. 29, no. 9, pp. 988–990, Sep. 2008.
- [17] C. F. Cheng, C. H. Wu, N. C. Su, S. J. Wang, S. P. McAlister, and A. Chin, "Very low  $V_t$  [Ir-Hf]/HfLaO CMOS using novel self-aligned low temperature shallow junctions," in *IEDM Tech. Dig.*, Dec. 2007, pp. 333–336.
- [18] X. P. Wang, H. Y. Yu, M.-F. Li, C. X. Zhu, S. Biesemans, A. Chin, Y. Y. Sun, Y. P. Feng, A. Lim, Y.-C. Yeo, W. Y. Loh, G. Q. Lo, and D.-L. Kwong, "Wide  $V_{fb}$  and  $V_{th}$  tunability for metal-gated MOS devices with HfLaO gate dielectrics," *IEEE Electron Device Lett.*, vol. 28, no. 4, pp. 258–260, Apr. 2007.
- [19] K. C. Chiang, C. C. Huang, A. Chin, W. J. Chen, H. L. Kao, M. Hong, and J. Kwo, "High performance micro-crystallized TaN/SrTiO<sub>3</sub>/TaN capacitors for analog and RF applications," in *VLSI Symp. Tech. Dig.*, Jun. 2006, pp. 102–103.
- [20] L. Pereira, P. Barquinha, E. Fortunato, R. Martins, D. Kang, C. J. Kim, H. Lim, I. Song, and Y. Park, "High  $\kappa$  dielectrics for low temperature electronics," *Thin Solid Films*, vol. 516, no. 7, pp. 1544–1548, Feb. 2008.