References

Chapter 1: Introduction

[1.1] C. H. Fa and T. T. Jew, “The polysilicon insulated-gate field-effect transistors,” *IEEE Trans. Electron Devices*, vol. 13, no. 2, pp. 290, 1966

[1.2] T. I. Kamins, “Hall mobility in chemically deposited polycrystalline silicon films,” *J. Appl. Phys.*, vol. 46, pp. 5274, 1971

[1.3] J. Y. W. Seco, “The electrical properties of polycrystalline silicon films,” *J. Appl. Phys.*, vol. 46, pp. 5274, 1975

[1.4] Hirohisa Kawamoto, “The history of liquid-crystal displays,” *Proc. IEEE*, vol. 90, no. 4, pp. 460-500, Apr. 2002

[1.5] B. J. Lechner, F. J. Marlowe, E. O. Nester, and J. Tults, “Liquid crystal matrix displays,” *Proc. IEEE*, vol. 59, pp. 1566-1579, Nov. 1971

[1.6] T. P. Brody, J. A. Asars, and G. D. Dixon, “A 6 × 6 in 20 lines-per-inch liquid-crystal display panel,” *IEEE Trans. Electron Devices*, vol. ED-20, pp. 995-1001, Nov. 1973.

[1.7] S. Morozumi, K. Oguchi, S. Yazawa, T. Kodaira, H. Ohshima, and T. Mano, “B/W and color LC video displays addressed by poly Si TFT’s,” in *Proc. Society for Information Display*, Philadelphia, PA, May 1983, pp.156-157

[1.8] Shunri Oda, Naoki Adachi, Sadayuki Katoh, and Masakiyo Matsumura, “p-channel amorphous silicon TFT’s with high hole mobility,” *IEEE Trans. Electron Devices*, vol. 35, No.12, Dec. 1988

[1.9] S. Morozumi, H. Kurihara, T. Takeshita, H. Oka, and K. Hasegawa, “Completely integrated contact-type linear image sensor,” *IEEE Trans. Electron Devices*, vol. 32, No. 8, pp. 1546, 1985

[1.10] Y. Hayashi, H. Hayashi, M. Negishi, T. Matsushita, M. Yagino, and T. Endo, “A thermal printer head with CMOS thin-film transistors and heating elements integrated on a chip,” in *ISSCC Digest*, pp. 266, 1988

[1.11] N. Yamauchi, Y. Indaba, and M. Okamura, “An integrated photodetector amplifier using a-Si p-i-n photodiodes and poly-Si thin-film transistors,” *IEEE Photonic Tech. Lett.*, vol. 5, No. 3, pp. 319, 1993

[1.12] S. D. S. Malhi, H. Shichijo, S. K. Ganerjee, R. Sundaresan, M. Elehy, G. P. Pollack, W. F. Richardson, A. H. Shah, L. R. Hite, R. H. Womack, P. K. Chatterjee, and H. W. Lam, *IEEE Trans. Electron Devices*, vol. 32, pp.258, 1985

[1.13] M. Kinugawa, M. Kakumu, T. Yoshida, T. Nagayama, S. Morita, K. Kubota, F. Matsuoka, H. Oyamatus, K. Ochii, and K. Maeguchi, “TFT cell technology for 4 Mbit and more high density SRAMs,” *Symp. on VLSI Tech.*, pp.23, 1990

[1.14] S. Koyama, “A novel cell structure for giga-bit EPROMs and flash memories using polysilicon thin-film transistors,” *Symp. on VLSI Tech.*, pp.44, 1992

[1.15] N. D. Toung, G. Harkin, R. M. Bunn, D. J. McCulloch, and I. D. French, “The fabrication and characterization of EEPROM arrays on glass using a low temperature poly-Si TFT process,” *IEEE Trans. Electron Devices*, vol. 43, No. 11, pp. 1930, 1996

[1.16] O. Saadane, C. Longeaud, S. Lebib, P. Roca i Cabarrocas, “What makes a thin films semiconductor suitable for solar cells applications?” *Thin Solid Films*, Vol. 427, pp. 241-246, 2003

[1.17] Victor W. C. Chan, Philip C. H. Chan, Mansun Chan, “Three-dimensional CMOS SOI integrated circuit using high-temperature metal-induced lateral crystallization,” *IEEE Trans. Electron Devices*, vol. 48, No. 7, pp. 1394-1399, 2001

[1.18] J. Ohwada, M. Takabatake, Y. A. Ono, A. Minura, K. Ono, and N. Konish, “Peripheral circuit integrated poly-Si TFT LCD with gray scale representation,” *IEEE Trans. Electron Devices*, vol. 36, No. 9, pp. 1923, 1989

[1.19] A. G. Lewis, David D. Lee, and R. H. Bruce, “Polysilicon TFT circuit design and performance,” *IEEE J. Solid-State Circuits*, vol. 27, No. 12, pp. 1833, 1992

[1.20] T. Morita, Y. Yamamoto, M. Itoh, H. Yoneda, Y. Yamane, S. Tsuchimoto, F. Funada, and K. Awane, “VGA driving with low temperature processed poly-Si TFTs,” in *IEDM Tech Dig.*, pp. 841, 1995

[1.21] M. J. Edwards, S. D. Brotherton, J. R. Ayres, D. J. McCulloch, and J. P. Gowers, “Laser crystallized poly-Si circuits for AMLCDs,” *Asia Display*, pp. 335, 1995

[1.22] Koichi Kanzaki, Masanori Sakamoto, “Direction of low-temperature p-Si technology,” *Society of Information Display Digest*, pp. 242, 2001

[1.23] Hiroyuki Abe and Yoshitaka Yamamoto, “Advanced TFT process technologies for active matrix displays,” *AM-LCD*, pp. 311, 2003

[1.24] Kyuha Chung, Mun Pyo Hong, Chi Woo Kim, and Innum Kang, “Needs and solutions of future flat panel display for information technology industry,” *IEDM Tech Digest*, pp. 8-11, Dec. 2002.

[1.25] M. Stewart et al., “Polysilicon VGA active matrix OLED displays – Technology and performance,” *IEDM Tech Digest*, pp. 871-874, 1998.

[1.26] C. Hosokawa, M. Matsuura, M. Eida, K. Fukuoka, H. Tokailin, and T. Kusumoto, “Full-color organic EL display,” in *SID Tech. Dig.*, pp. 7-10, 1998.

[1.27] L. Ficke, M. Cahay, “The bright future of organic LEDs,” *IEEE Potentials*, vol. 22, No. 5, pp. 31-34, Jan. 2004

[1.28] Y. He, R. Hattori, and J. Kanicki, “Four-thin film transistor pixel electrode circuits for active matrix organic light-emitting displays,” *Jpn. J. Appl. Phys.*, vol. 40, pp. 1199-1208, Mar. 2001.

[1.29] Jae-Hoon Lee, Woo-Jin Nam, Sang-Hoon Jung, and Min-Koo Han, “A new current scaling pixel circuit for AMOLED,” *IEEE Electron Device Lett.*, Vol. 25, No. 5, pp. 280-282, May. 2004.

[1.30] Sang-Hoon Jung, Woo-Jin Nam, and Min-Koo Han, "A new voltage-modulated AMOLED pixel design compensating for threshold voltage variation in poly-Si TFTs," *IEEE Electron Device Lett.*, vol. 25, No. 10, pp. 690-692, Oct. 2004.

[1.31] Joo-han Kim, Yongtaek Hong, and Jerzy Kanicki, "Amorphous silicon TFT-based active-matrix organic polymer LEDs," *IEEE Electron Device Lett.*, vol. 24, No. 7, pp. 451-453, July. 2003.

[1.32] Arokia Nathan, Anil Kumar, Kapil Sakariya, Peyman Servati, Sanjiv Sambandan, and Denis Striakhilev, "Amorphous silicon thin film transistor circuit integration for organic LED displays on glass and plastic," *IEEE J. Solid-State Circuits*, vol. 39, No. 9, pp. 1477-1486, Sep. 2004.

[1.33] Akihiko Imaya, "CG silicon technology and its application," *AM-LCD*, pp. 1-4, 2003.

[1.34] Corning Special Glass, *General Catalog*, pp. 26-27

[1.35] M. Hatalis and D. Greve, "Large grain polycrystalline silicon by low-temperature annealing of low-pressure chemical vapor deposited amorphous silicon films," *J. Appl. Phys.*, vol. 63, No. 7, Apr. 1988.

[1.36] R. Kakkad, J. Smith, W. S. Lau, R. Kerns, and S. J. Fonash, "Crystallized Si films by low-temperature rapid thermal annealing of amorphous silicon," *J. Appl. Phys.*, vol. 65, No. 5, pp. 2069 – 2072, Mar. 1989.

[1.37] Ichio Yudasaka and Hiroyuki Ohshima, "Rapid thermal annealing technique for poly-Si TFTs," *Extended abstracts of the international conf. on Solid State Devices and Materials*, pp. 1005-1007, 1993.

[1.38] Eric Campo, Emmanuel Scheid, Danielle Bielle-Daspet, and Jean-Paul Guillemet, "Influence of rapid thermal and low temperature processing on the electrical properties of polysilicon thin film transistors," *IEEE Trans. Semiconductor Manufacturing*, vol. 8, No. 3, pp. 298-303, 1995.

[1.39] M. Bonnel, N. Duhamel, L. Haji, B. Loisel, and J. Stoemenos, "Polycrystalline silicon thin-film transistors with two-step annealing process," *IEEE Electron Device Lett.*, vol. 14, No. 12, pp. 551-553, Dec. 1993.

[1.40] J. Nakata, "Epitaxial crystallization during 600°C furnace annealing of amorphous Si layer deposited by low-pressure chemical-vapor deposition and irradiated with 1 MeV Xe ions," *J. Appl. Phys.*, vol. 82, pp. 5446-5459, 1997.

[1.41] A. Yin and S. J. Fonash, "Oxygen-plasma-enhanced crystallization of a-Si:H films on glass," *J. Vac. Sci. Technol. A*, vol. 12, pp.1237-1240, 1994.

[1.42] K. Pangal, J. C. Sturm, and S. Wagner, "Effect of plasma treatment on crystallization behavior of amorphous silicon films," in *Proc. Materials Research Soc. Symp.*, vol. 507, pp.577-582, 1998.

[1.43] Kiran Pangal, James C. Sturm, and Sigurd Wagner, "Integrated amorphous and polycrystalline silicon thin-film transistors in a single silicon layer," *IEEE Trans.*

Electron Devices, vol. 48, No. 4, Apr. 2001.

[1.44] Kenji Nakazawa, “Recrystallization of amorphous silicon films deposited by low-pressure chemical vapor deposition from Si_2H_6 gas,” *J. Appl. Phys*, vol. 69, No. 3, pp. 1703-1706, Feb. 1991.

[1.45] Yong Woo Choi, Jeong No Lee, Tae Woong Jang, and Byung Tae Ahn, “Thin-film transistors fabricated with poly-Si films crystallized at low temperature by microwave annealing,” *IEEE Electron Device Lett.*, vol. 20, No. 1, pp. 2-4, Jan. 1999.

[1.46] Hiroshi Kanno, Isao Tsunoda, Atsushi Kenjo, Taizoh Sadoh, and Masanobu Miyao, “Ge-fraction-dependent metal-induced lateral crystallization of amorphous-$Si_{1-x}Ge_x$ on SiO_2,” *Appl. Phys. Lett.*, vol. 82, No. 13, pp. 2148-2150, Mar. 2003.

[1.47] Yeo-Geon Yoon, Byound-Dong Kim, Min-Sun Kim, Seong-Hee Choi, and Seung-Ki Joo, “Effect of Pd addition on Ni-induced lateral crystallization and poly-Si TFTs,” *Electrochem. Solid-State Lett.*, vol. 7, No. 8, pp. G151-G153, 2004.

[1.48] C. W. Chao, G. R. Hu, Y. S. Wu, Y. C. Chen, and M. S. Feng, “Electrochemically deposited Pd-induced crystallization of parallel needlelike polycrystalline silicon from prepatterned amorphous silicon thin films,” *Electrochem. Solid-State Lett.*, vol. 5, No. 2, pp. C31-C32, 2002.

[1.49] Yeo-Geon Yoon, Min-Sun Kim, Gi-Bum Kim, and Seung-Ki Joo, “Metal-induced lateral crystallization of a-Si thin-films by Ni-Co alloys and the electrical properties of poly-Si TFTs,” *IEEE Electron Device Lett.*, vol. 24, No. 10, pp. 649-651, Oct. 2003.

[1.50] Hiroshi Kanno, Atsushi Kenjo, Taizoh Sadoh, Masanobu Miyao, “Enhancement of metal-induced crystallization in Ge/Si/Ni/SiO_2 layered structure,” *Thin Solid Films*, vol. 451-452, pp. 324-327, 2004.

[1.51] Seok-Woon Lee, Yoo-Chan Jeon, and Seung-Ki Joo, “Pd induced lateral crystallization of amorphous Si thin films,” *Appl. Phys. Lett.*, vol. 66, No. 13, pp. 1671-1673, Mar. 1995.

[1.52] K. H. Lee, Y. K. Fang, and S. H. Fan, “Au metal-induced lateral crystallization (MILC) of hydrogenated amorphous silicon thin film with very low annealing temperature and fast MILC rate,” *Electronics Lett.*, vol. 35, No. 13, pp. 1108-1109, Jun. 1999.

[1.53] Vivek Subramanian, Masato Toita, Nabeel R. Ibrahim, Shukri J. Souri, and Krishna C. Saraswat, “Low-leakage germanium-seeded laterally-crystallized single-grain 100-nm TFT’s for vertical integration applications,” *IEEE Electron Device Lett.*, vol. 20, No. 7, July 1999.

[1.54] J. Stoemenos, J. Mclntosh, and N. A. Economou, “Crystallization of amorphous silicon by reconstructive transformation utilizing gold,” *Appl. Phys. Lett.*, vol. 58, No. 11, pp. 1196-1198, Mar. 1991.

[1.55] E. Pihan, A. Slaoui, P. Roca I Cabarrocas, A. Focsa, “Polycrystalline silicon films by aluminum-induced crystallization: growth process vs. silicon deposition method,” *Thin Solid Films*, vol. 451-452, pp. 328-333, 2004.

[1.56] Yunosuke Kawazu, Hiroshi Kudo, Seinosuke Onari, and Toshihiro Arai, "Low-temperature crystallization of hydrogenated amorphous silicon induced by nickel silicide formation," *Jpn. J. Appl. Phys. Part1*, vol. 29, pp. 2698-2704, 1990.

[1.57] Mitsutoshi Miyasaka, Kenji Makihira, Tanemasa Asano, Efstathios Polychroniadis, and John Stoemenos, "In situ observation of nickel metal-induced lateral crystallization of amorphous silicon thin films," *Appl. Phys. Lett.*, vol. 80, No. 6, pp. 944-946, Feb. 2002.

[1.58] Man Wong, Zhonghe Jin, Gururaj A. Bhat, Philip C. Wong, and Hoi Sing Kwok, "Characterization of the MIC/MILC interface and its effects on the performance of MILC thin-film transistors," *IEEE Trans. Electron Devices*, vol. 47, No. 5, pp. 1061 – 1067, May 2000.

[1.59] Victor W. C. Chan, Philip C. H. Chan, and Chunshan Yin, "The effects of grain boundaries in the electrical characteristics of large grain polycrystalline thin-film transistors," *IEEE Trans. Electron Devices*, vol. 49, No. 8, pp. 1384-1391, Aug. 2002.

[1.60] P. J. van der Zaag, M. A. Verheijen, S. Y. Yoon and N. D. Young, "Explanation for the leakage current in polycrystalline-silicon thin-film transistors made by Ni-silicide mediated crystallization," *Appl. Phys. Lett.*, vol. 81, No. 18, pp. 3404-3406, Oct. 2002.

[1.61] Binn Kim Hae-Yeol Kim, Hyun-Sik Seo, Sung Ki Kim, and Chang-Dong Kim, "Surface treatment effect on the poly-Si TFTs fabricated by electric field enhanced crystallization of Ni/a-Si:H films," *IEEE Electron Device Lett.*, vol. 24, No. 12, pp.733-735, Dec. 2003.

[1.62] Chi-Wei Chao, Yew Chung Sermon Wu, Gau-Ren Hu and Ming-Shian Feng, "Device characteristics of polysilicon thin-film transistors fabricated by electroless plating Ni-induced crystallization of amorphous Si," *Jpn. J. Appl. Phys.*, vol. 42, Part 1, No. 4A, pp.1556-1559, Apr. 2003.

[1.63] Soo Young Yoon, Sung Ki Kim, Jae Young Oh, Young Jin Choi, Woo Sung Shon, Chae Ok Kim, and Jin Jang, "A high-performance polycrystalline silicon thin-film transistor using metal-induced crystallization with Ni solution," *Jpn. J. Appl. Phys.*, vol. 37, Part 1, No. 12B, pp. 7193-7197, Dec. 1998.

[1.64] Kenji Makihira and Tanemasa Asano, "Enhanced nucleation in solid-phase crystallization of amorphous Si by imprint technology," *Appl. Phys. Lett.*, vol. 76, No. 25, pp. 3774-3776, Jun. 2000.

[1.65] Won Kyu Kwak, Bong Rae Cho, Soo Young Yoon, Seong Jin Park, and Jin Jang, "A high performance thin-film transistor using a low temperature poly-Si by silicide mediated crystallization," *IEEE Electron Device Lett.*, vol. 21, No. 3, pp. 107-109, Mar. 2000.

[1.66] Seung-lk Jun, Yong-Ho Yang, Jae-Bok Lee, and Duck-Kyun Choi, "Electrical characteristics of thin-film transistors using field-aided lateral crystallization," *Appl. Phys. Lett.*, vol. 75, No. 15, pp. 2235-2237, Oct. 1999.

[1.67] Ching-Wei Lin, "Fabrication and characterization of high-performance low temperature polycrystalline silicon thin film transistors," *Ph.D. thesis*, pp. 27-30.

[1.68] Kensuke Ishikawa, Motohiro Ozawa, Chang-Ho Oh, and Masakiyo Matsumura, "Excimer-laser-induced lateral-growth of silicon thin-films," *Jpn. J. Appl. Phys.*, vol. 37, Part 1, No. 3A, pp. 731-736, Mar. 1998.

[1.69] J. Yanase, H. Okumura, H. Kanoh, and H. Hayama, "TFT characteristics of nucleation controlled poly-Si thin film by using conventional ELA equipment," *AMLCD*, pp. 315-318, 2003.

[1.70] A. Pecora, L. Mariucci, S. Piperno, G. Fortunato, "Lateral growth control by thickness spatial modulation of amorphous silicon film," *Thin Solid Films*, vol. 427, pp. 314-318, 2003.

[1.71] Sheng-Da Liu and Si-Chen Lee, "Large grain poly-Si (~10 μm) TFTs prepared by excimer laser annealing through a thick SiON absorption layer," *IEEE Trans. Electron Devices*, vol. 15, No. 2, pp. 166-171, Feb. 2004.

[1.72] Cheon-Hong Kim, In-Hyuk Song and Min-Koo Han, "High-mobility poly-Si TFTs employing XeCl excimer laser annealing on selectively floating a-Si thin film," *SID Digest*, pp. 905-910, 2002.

[1.73] Jae-Hong Jeon, Min-Cheol Lee, Kee-Chan Park, and Min-Koo Han, "A new polycrystalline silicon TFT with a single grain boundary in the channel," *IEEE Electron Device Lett.*, vol. 22, No. 9, pp. 429-431, Sep. 2001.

[1.74] Chang-Ho Oh and Masakiyo Matsumura, "A proposed single grain-boundary thin-film transistor," *IEEE Electron Device Lett.*, vol. 22, No. 1, pp. 20-22, Jan. 2001.

[1.75] Mark A. Crowder, A. Tolis Voutsas, Steven R. Droes, Masao Moriguchi, and Yasuhiro Mitani, "Sequential lateral solidification processing for polycrystalline Si TFTs," *IEEE Trans. Electron Devices*, vol. 51, No. 4, pp. 560-568, Apr. 2004.

[1.76] N. Sasaki, A. Hara, F. Takeuchi, Y. Mishima, T. Kakehi, K. Yoshino, and M. Takei, "High throughput CW-laser lateral crystallization for low-temperature poly-Si TFTs and fabrication of 16 bit SRAMs and 270MHz shift registers," *SID Digest*, pp. 154-157, 2002.

[1.77] Akito Hara et al., "High performance poly-Si TFTs on a glass by a stable scanning CW laser lateral crystallization," in *IEDM Tech Dig*, pp. 34.2.1-34.2.4, Dec. 2001.

[1.78] Soo Young Yoon, Nigel Young, P. J. van der Zaag, and David McCulloch, "High-performance poly-Si TFTs made by Ni-mediated crystallization through low-shot laser annealing," *IEEE Electron Device Lett.*, vol. 24, No. 1, pp. 22-24, Jan. 2003.

[1.79] Toshio Mizuki, Junko Shibata Matsuda, Yoshinobu Nakamura, Junkoh Takagi, and Toyonobu Yoshida, "Large domains of continuous grain silicon on glass substrate for high-performance TFTs," *IEEE Trans. Electron Devices*, vol. 51, No. 2, pp. 204-211, Feb. 2004.

[1.80] Hiroaki Jiroku, Mitsutoshi Miyasaka, Satoshi Inoue, Yoshifumi Tsunekawa, and Tatsuya Shimoda, "High-performance polycrystalline silicon thin-film transistors fabricated by high-temperature process with excimer laser annealing," *Jpn. J. Appl. Phys.*, vol. 43, No. 6A, pp.3293-3296, 2004.

[1.81] Chang-Ho Tseng, et al., "Investigation of inductively coupled plasma gate oxide on low temperature polycrystalline-silicon TFTs," *IEEE Electron Device Lett.*, vol. 23, No. 6, pp. 333-335, Jun. 2002.

[1.82] Seiichiro Higashi et al., "High-quality SiO_2/Si interface formation and its application to fabrication of low-temperature-processed polycrystalline Si thin-film transistor," *Jpn. J. Appl. Phys.*, vol. 41, Part 1, No. 6A, pp. 3646-3650, Jun. 2002.

[1.83] M. P. O'Sullivan, N. D. Young, C. Glasse, and R. W. Wilks, "Low threshold voltage poly-Si TFTs formed using Ta_2O_5 gate dielectric," *AMLCD*, pp. 335-338, 2003.

[1.84] G. P. Pollack et al., "Hydrogen passivation of polysilicon MOSFET's from a plasma nitride source," *IEEE Electron Device Lett.*, vol. EDL-5, pp.468-470, Nov. 1984.

[1.85] T. I. Kamins and T. I. Marcoux, "Hydrogenation of transistors fabricated in polycrystalline-silicon films," *IEEE Electron Device Lett.*, vol. EDL-1, pp. 159-161, Aug. 1980.

[1.86] M. Cao, T. Zhao, K. C. Saraswat, and J. D. Plummer, "Study on hydrogenation of polysilicon thin film transistors by ion implantation," *IEEE Trans. Electron Devices*, vol. 42, pp. 1134-1140, Jun. 1995.

[1.87] Cururaj Bhat, Hoi Kwok, and Man Wong, "Plasma hydrogenation of metal-induced laterally crystallized thin film transistors," *IEEE Electron Device Lett.*, vol. 21, No. 2, pp. 73-75, Feb. 2000.

[1.88] Yeh-Jiun Tung, James Boyce, Jackson Ho, Xuejue Huang, and Tsu-Jae King, "A comparison of hydrogen and deuterium plasma treatment effects on polysilicon TFT performance and DC reliability," *IEEE Electron Device Lett.*, vol. 20, No. 8, pp. 387-389, Aug. 1999.

[1.89] Cheng-Ming Yu, Horng-Chih Lin, Tiao-Yuan Huang, and Tan-Fu Lei, "H_2 and NH_3 plasma passivation on poly-Si TFTs with bottom-sub-gate induced electrical junctions," *J. Electrochem. Soc.*, vol. 150, No. 12, pp. G843-G848, 2003.

[1.90] Seiichiro Higashi et al., "Development of high-performance polycrystalline silicon thin-film transistors (TFTs) using defect control process technologies," *IEEE Electron Device Lett.*, vol. 23, No. 7, pp. 407-409, Jul. 2002.

[1.91] Cheon-Hong Kim, Sang-Hoon Jung, Juhn-Suk Yoo, and Min-Koo Han, "Poly-Si TFT fabricated by laser-induced in-situ fluorine passivation and laser doping," *IEEE Electron Device Lett.*, vol. 22, No. 8, pp. 396-398, Aug. 2001.

[1.92] C. F. Cheng, M. C. Poon, C. W. Kok, and Mansun Chan, "Modeling of metal-induced-lateral-crystallization mechanism for optimization of high performance thin-film transistor fabrication," *IEDM Tech. Digest*, pp. 569-572, Dec. 2002.

Chapter 2: Device Transfer Technology for Fabricating TFTs on the Plastic Substrate

[2.1] Yoshihiro Okada et al., "A 4-inch reflective color TFT-LCD using a plastic substrate," *SID Digest*, pp. 1204-1207, 2002.

[2.2] Ernst Lueder, *Liquid Crystal Displays*, pp. 312, 2001.

[2.3] Ernst Lueder, *Liquid Crystal Displays*, pp. 310, 2001

[2.4] S. Wagner and H. Gleskove, "Low temperature amorphous and nanocrystalline silicon technology for flat panel displays," *SID Digest*, 2000.

[2.5] M. S. Weaver, L. A. Michalski, K. Rajan, M. A. Rothman, J. A. Silvernail, and J. J. Brown, et al., " Organic light-emitting devices with extended operating lifetimes on plastic substrates," *Appl. Phys. Lett.*, vol. 81, No. 16, pp. 2929-2931, Oct. 2002.

[2.6] C. E. Forbes, A. Gelbman, C. Turner, H. Gleskove, and S. Wagner, "A rugged conformable backplane fabricated with an a-Si:H TFT array on a polyimide substrate," *SID Digest*, pp. 1200-1203, 2002.

[2.7] Simone Angiolini, Mauro Avidano, Roberto Bracco, Carlo Barlocco, Nigel D. Young, Michael Trainor, Xiao-Mei Zhao, "High performance plastic substrates for active matrix flexible FPD," *SID Digest*, pp. 1325-1326, 2003.

[2.8] Andreas Weber, Silke Deutschbein, Armin Plichta, Andreas Habeck, "Thin glass-polymer systems as flexile substrates for displays," *SID Digest*, pp. 53-55, 2002.

[2.9] Yong Hoon Kim, Sung Kyu Park, Dae Gyu Moon, Jeong In Han, In Ho Kim, and Jin Jang, "Fabrication of polycrystalline silicon thin films on plastic substrates for flexible active-matrix displays," *AMLCD*, pp. 395-398, 2003.

[2.10] Dharam Pal Gosain, Takashi Noguchi, and Setsuo Usui, "High mobility thin film transistors fabricated on a plastic substrate at a processing temperature of 110^{o}C," *Jpn. J. Appl. Phys.*, vol. 39, Part 2, No. 3A/B, pp. L179-L181, Mar. 2000.

[2.11] Tadashi Serikawa and Fujio Omata, "High-quality polycrystalline Si TFTs fabricated on stainless-steel foils by using sputtered Si films," *IEEE Trans. Electron Devices*, vol. 49, No. 5, pp. 820-825, May 2002.

[2.12] S. D. Theiss, P. G. Carey, P. M. Smith, P. Wickboldt, T. W. Sigmon, Y. J. Tung, and T. J. King, "Polysilicon thin film transistors fabricated at 100 degrees C on a flexible plastic substrate," *IEDM Tech Dig.*, pp. 257-260, 1998.

[2.13] Anand T. Krishnan, Sanghoon Bae, Stephen J. Fonash, "Fabrication of microcrystalline silicon TFTs using a high-density plasma approach," *IEEE Electron*

Device Lett., vol. 22, No. 8, pp. 399-401, Aug. 2001.

[2.14] Sung Hwan Won, Chang Bin Lee, Hyun Chul Nam, Jin Jang, Jang Kyun Chung, Munpyo Hong, Bo Sung Kim, Yong Uk Lee, Sung Hoon Yang, Jong Moo Huh, and Kyuha Chung, "A high-resolution full color TFT-LCD on transparent plastic," *SID Digest*, pp. 992-995, 2003.

[2.15] Andrei Sazonov, Denis Stryahilev, and Arokia Nathan, "Low temperature a-Si:H TFT on plastic films: materials and fabrication aspects," *Proc. 23rd international conf. on microelectronics*, vol. 2, pp. 525-528, May. 2002.

[2.16] Satoshi Inoue, Sumio Utsunomiya, and Tatsuya Shimoda, "Transfer mechanism in surface free technology by laser annealing/ablation (SUFTLA®)," *SID Digest*, pp.984-987, 2003.

[2.17] S. Utsunomiya, S. Inoue, and T. Shimoda, "Low temperature poly-Si TFTs on plastic substrate using surface free technology by laser ablation/annealing (SUFTLA™)," *SID Digest*, pp. 916-919, 2000.

[2.18] Akihiko Asano and Tomoatsu Kinoshita, "Low-temperature polycrystalline-silicon TFT color LCD panel made of plastic substrates," *SID Digest*, pp. 1196-1198, 2002.

[2.19] Youngchul Lee, Handong Li, and Stephen J. Fonash, "High-performance poly-Si TFTs on plastic substrates using a nano-structured separation layer approach," *IEEE Electron Device Lett.*, vol. 24, No. 1, pp. 19-21, Jan. 2003.

[2.20] Xuejie Shi, K. Henttinen, T. Suni, I. Suni, S. S. Lau, and Man Wong, "Characterization of low-temperature processed single-crystalline silicon thin-film transistor on glass," *IEEE Electron Device Lett.*, vol. 24, No. 9, pp. 574-576, Sep. 2003.

[2.21] Alexander Usenko, William N. Carr, Bo Chen, Yves Chabal, "Alternative smart-cut-like process for ultra-thin SOI fabrication," *IEEE Advanced Semiconductor Manufacturing Conf.*, pp. 6-9, 2002.

[2.22] B. Aspar, M. Bruel, M. Zussy, and A. M. Cartier, "Transfer of structured and patterned thin silicon films using the smart-cut process," *Electronics Lett.*, vol. 32, No. 21, pp. 1985-1986, Oct. 1996.

[2.23] E. Menard, K. J. Lee, D. Y. Khang, R. G. Nuzzo, and J. A. Rogers, "A printable form of silicon for high performance thin film transistors on plastic substrates," *Appl. Phys. Lett.*, vol. 84, No. 26, pp. 5398-5400, Jun. 2004.

[2.24] A. Tilke, M. Rotter, R. H. Blick, H. Lorenz, and J. P. Kotthaus, "Single-crystalline silicon lift-off films for metal-oxide-semiconductor devices on arbitrary substrates," *Appl. Phys. Lett.*, vol. 77, No. 4, pp. 558-560, Jul. 2000.

[2.25] John Stephen Smith, "High density, low parasitic direct integration by fluidic self assembly (FSA)," *IEDM Tech Dig.*, pp. 201-204, 2000.

[2.26] Joseph J. Talghader, Jay K. Tu, and J. Stephen Smith, "Integration of fluidically self-assembled optoelectronic devices using a silicon-based process," *IEEE Photonics Tech. Lett.*, vol. 7, No. 11, pp. 1321-1323, Nov. 1995.

[2.27] Uthara Srinivasan, Dorian Liepmann, and Roger T. Howe, "Microstructure to substrate self-assembly using capillary forces," *J. Microelectromechanical Sys.*, vol. 10, No. 1, pp. 17-24, Mar. 2001.

[2.28] R. Schmolke et al., "On the impact of nanotopography of silicon wafers on post-chemical mechanical polished oxide layers," *J. Electrochem. Soc.*, vol. 149, No. 4, pp. G257-265, Apr. 2002.

[2.29] H. Hocheng et al., "Modeling and experimental analysis of the material removal rate in the chemical mechanical planarization of dielectric films and bare silicon wafers," *J. Electrochem. Soc.*, vol. 148, No. 10, pp. G581-G586, Oct. 2001.

[2.30] W. J. Kroninger, F. Hecht, G. Lang, F. Mariani, S. Geyer, L. Schneider, "Time for change in pre-assembly? The challenge of thin chips," *IEEE Electronics Components and Technology Conf.*, 2001.

[2.31] Gerhard Klink, Michael Feil, Frank Ansorge, Rolf Aschenbrenner, Herbert Reichl, "Innovative packaging concepts for ultra thin integrated circuits," *IEEE Electronics Components and Technology Conf.*, 2001.

[2.32] K. Sooriakumar et al., "A comparative study of wet versus dry isotropic etch to strengthen silicon micromachined pressure sensor," *J. Electrochem. Soc.*, pp.259-265, 1995.

[2.33] Epoxy Technology, *Datasheet*, http://www.epotek.com, 2003.

[2.34] C. F. Yeh, S. S. Lin, T. Z. Yang, C. L. Chen, and Y. C. Yang, *IEEE Trans. Electron Devices*, vol. 41, pp. 173, 1994.

[2.35] J. J. Lee, J. S. Maa, D. J. Tweet, and S. T. Hsu, "Strained silicon thin-film transistors fabricated on glass," *Appl. Phys. Lett.*, vol. 86, pp. 103504-1, 2005.

Chapter 3: Modified DTBE Technology for Fabricating Thin-Film Devices on Flexible Plastic Substrates

[3.1] Shuo-Cheng Wang, Ching-Fa Yeh, Chien-Kai Huang, and Yuan-Tung Dai, "Device transfer technology by backside etching (DTBE) for poly-Si thin-film transistors on glass/plastic substrate," *Jpn. J. Appl. Phys.*, vol. 42, Part 2, No. 9A/B, pp. L1044-L1046, Sep. 2003.

[3.2] H. Robbin et al., "Chemical etching in silicon: the system HF, HNO_3 and H_2O" *J. Electrochem. Soc.*, vol. 106, pp. 505, 1960.

[3.3] H. Seidel et al., "Anisotropic etching of crystalline silicon in alkaline solution: orientation dependence and behavior of passivation layers," *J. Electrochem. Soc.*, vol. 137, pp. 3612, 1990.

[3.4] Q. Y. Tong, *Semiconductor Wafer Bonding: Science and Technology*, 1999.

[3.5] W. Hoffmeister, “Determination of the etch rate of silicon in buffered HF using a Si^{31} tracer method,” *Intl. L. J. Appl. Radiation and Isotopes 2*, vol. 139, 1969.

[3.6] H. Robins, B. Schwartz, “Chemical etching of silicon, the system HF, HNO_3, H_2O and $HC_2H_3O_2$,” *J. Electrochem. Soc.*, vol. 108, pp. 114, 1960.

[3.7] N. Maluf, *An Introduction to Microelectromechanical Systems Engineering*, pp. 41, 2000.

[3.8] G. T. A. Kovacs, N. I. Maluf, and K. E. Petersen, “Bulk micromachining of silicon,” *Proceedings of the IEEE*, vol. 86, No. 8, pp. 1536-1551, 1998.

[3.9] J. Y. Kim, D. Sohn, and E. R. Kim, “Polymer-based multi-layer conductive electrode film for plastic LCD applications,” *Appl. Phys. A (Materials Science Processing)*, vol. A72, No. 6, pp. 699-704, 2001.

[3.10] J. H. Schut, “Close-Up: Materials – New Cyclic Olefins,” http://www.plasticstechnology.com/articles/200003cul.html, 2003.

[3.11] JSR Corp., “Datasheet,” http://www.jsr.co.jp/, 2003.

[3.12] R. J. Contolini, S. T. Mayer, R. T. Graff, L. Tarte, A. F. Bernhardt, *Solid State Technology*, p. 155-158, Jun. 1997.

[3.13] M. Fury, J. Levert, S. Mukherjee, and D. DeBear, “A novel spin-etch planarization process for dual-damascene copper interconnects,” *ECS Hawaii*, pp. 1-13, Oct. 1999.

[3.14] H. Wang, M. Chan, S. Jagar, V. M. Poon, M. Qin, Y. Wang, and P. K. Ko, *IEEE Trans. Electron Devices*, vol. 47, pp. 1580, 2000.

[3.15] C. M. Yu, H. C. Lin, T. Y. Huang, and T. F. Lei, *J. Electrochem. Soc.*, vol. 150, pp. G843, 2003.

[3.16] H. Gleskova, S. Wagner, W. Soboyejo, and Z. Sui, *J. Appl. Phys.*, vol. 92, pp.6224, 2002.

[3.17] S. Wagner, H. Gleskova, P. H. Hsu, J. C. Sturm, and Z. Sui, *SID Digest*, pp. 303, 2003.

[3.18] Z. Suo, E. Y. Ma, H. Gleskova, and S. Wagner, *Appl. Phys. Lett.*, vol. 74, pp. 1177, 1999.

[3.19] F. Niklaus, P. Enoksson, P. Griss, E. Kalvesten, and G. Stemme, “Low-temperature wafer-level transfer bonding,” *J. Microelectromechanical Sys.*, vol. 10, No. 4, pp. 525-531, 2001.

[3.20] K. Sumiyoshi, Y. Sato, S. Kaneko, M. Sakamoto, M. Imai, Y. Kato, S. Wada, H. Kohashi, M. Ashibe, T. Ohmachi, K. Kubota, N. Endo, “Device layer transferred poly-Si TFT array for high resolution liquid crystal projector,” *IEDM Tech Dig.*, pp. 165-168, 1989.

[3.21] S. Takahashi, Y. Hayashi, S. Wada, and T. Kunio, “Effects of adhesive properties on SOI devices obtained by device transfer method,” *IEEE SOS/SOI Technology Conf.*, pp. 147-148, 1990.

[3.22] F. Plais, O. Huet, P. Legagneux, D. Pribat, A. J. Auberton-Herve, and T. Barge, “Single crystalline silicon thin film transistors fabricated on Corning 7059,” *IEEE International SOI Conf. Proceedings*, pp. 170-171, 1995.

[3.23] S. Pinel, J. Tasselli, J. P. Bailbe, A. Marty, P. Puech, and D. Esteve, “Mechanical lapping of ultra-thin wafers for 3D integration,” *22nd International Conf. on Microelectronics*, vol. 2, pp. 443-446, 2000.

Chapter 4: Poly-Si TFTs with Elevated Channel and Gate Overlapped Structure by Excimer-Laser Annealing

[4.1] S. D. Brotherton, J. R. Ayres, M. J. Edwards, C. A. Fisher, C. Glaister, J. P. Gowers, D. J. McCulloch, and M. Trainor, “Laser crystallized poly-Si TFTs for AMLCDs,” *Thin Solid Films*, vol.337, pp.188-195, 1999

[4.2] G. K. Guist, T. W. Sigmon, J. B. Boyce, and J. Ho, “High-Performance laser-processed polysilicon thin-film transistors,” *IEEE Electron Device Lett.*, vol.20, pp. 77-79, 1999.

[4.3] M. Kimura, I. Yudasaka, S. Kanbe, H. Kobayashi, H. Kiguchi, S. Seki, S. Miyashita, T. Shimoda, T. Ozawa, K. Kitawada, T. Nakazawa, W. Miyazawa, and H. Ohshima, “Low-temperature polysilicon thin-film transistor driving with integrated driver for high-resolution light emitting polymer display,” *IEEE Trans. Electron Devices*, vol. 46, pp. 2282-2288, 1999.

[4.4] A. Bonfiglietti, M. Cuscuna, A. Valletta, L. Mariucci, A. Pecora, G. Fortunato, S. D. Brotherton, and J. R. Ayres, “Analysis of Electrical Characteristics of Gate Overlapped Lightly Doped Drain (GOLDD) Polysilicon Thin-Film Transistors With Different LDD Doping Concentration,” *IEEE Trans. Electron Devices*, vol. 50, No. 12, pp. 2425-2433, 2003.

[4.5] L. Mariucci, G. Fortunato, A. Bonfiglietti, M. Cuscuna, A. Pecora, and A. Valletta, “Polysilicon TFT Structures for Kink-Effect Suppression,” *IEEE Trans. Electron Devices*, vol. 51, No. 7, 2004.

[4.6] Luigi Colalongo, Marina Valdinoci, and Giorgio Baccarani, “Investigation on anomalous leakage currents in poly-TFT’s including dynamic effects,” *IEEE Trans. Electron Devices*, vol. 44, No. 11, pp. 2106-2112, Nov. 1997.

[4.7] O. K. B. Lui, M. J. Quinn, S. W-B. Tam, T. M. Brown, P. Migliorate, and H. Ohshima, “Investigation of the low field leakage current mechanism in polysilicon TFT’s,” IEEE Trans. Electron Devices, vol. 45, No. 1, pp. 213-217, Jan. 1998.

[4.8] M. Hack, I-W. Wu, T. J. King, and A. G. Lewis, “Analysis of leakage currents in poly-silicon thin film transistors,” *IEDM Tech. Digest*, pp. 385-388, 1993.

[4.9] M. Hack and A. G. Lewis, “Avalanche-induced effects in polysilicon thin-film transistors,” *IEEE Electron Device Lett.*, vol. 12, pp. 203-205, May 1990.

[4.10] M. Koyanagi, H. Kurino, T. Hashimoto, H. Mori, K. Hata, Y. Hiruma, T. Fujimori, I-Wei Wu, and A. G. Lewis, "Relation between hot-carrier light emission and kink-effect in poly-Si thin film transistors," in *Proc. IEDM-91*, pp. 571, 1991.

[4.11] Marina Valdinoci, Luigi Colalongo, Giorgio Baccarani, Guglielmo Fortunato, A. Pecora, and I. Policicchio, "Floating body effects in polysilicon thin-film transistors," *IEEE Trans. Electron Devices*, vol. 44, No. 12, pp. 2234-2241, Dec. 1997.

[4.12] D. N. Kouvatsos, V. Davidovic, G. J. Papaioannou, N. Stojadinovic, L. Michalas, M. Exarchos, A. T. Voutsas and D. Goustouridis, "Effects of hot carrier and irradiation stresses on advanced excimer laser annealed polycrystalline silicon thin film transistors," *Microelectronics Reliability*, vol. 44, pp. 1631-1636, 2004.

[4.13] I-Wei Wu, Warren B. Jackson, Tiao-Yuan Huang, Alan G. Lewis, and Anne Chiang, "Mechanism of device degradation in n- and p-channel polysilicon TFT's by electrical stressing," *IEEE Electron Device Lett.*, vol. 11, No. 4, pp. 167-170, Apr. 1990.

[4.14] J. Richard Ayres, Stan D. Brotherton, David J. McCulloch, and Michael J. Trainor, "Analysis of drain field and hot carrier stability of poly-Si thin film transistors," *Jpn. J. Appl. Phys.*, vol. 37, Part 1, No. 4A, pp. 1801-1808, Apr. 1998.

[4.15] G. A. Armstrong, S. Uppal, S. D. Brotherton, and J. R. Ayres, "Modeling of laser-annealed polysilicon TFT characteristics," *IEEE Electron Device Lett.*, vol. 18, pp. 315-318, Jul. 1997.

[4.16] F. V. Farmakis, J. Brini, G. Kamarinos, and C. A. Dimitriadis, "Anomalous turn-on voltage degradation during hot-carrier stress in polycrystalline silicon thin-film transistors," *IEEE Electron Device Lett.*, vol. 22, No. 2, pp. 74-76, Feb. 2001.

[4.17] A. Valletta, L. Mariucci, A. Pecora, G. Fortunato, J. R. Ayres, S. D. Brotherton, "A new self-consistent model for the analysis of hot-carrier induced degradation in lightly doped drain (LDD) and gate overlapped LDD polysilicon TFTs," *Thin Solid Films*, vol. 427, pp. 117-122, 2003.

[4.18] Tomoyuki Ishii, Taro Osabe, Toshiyuki Mine, Toshiaki Sano, Bryan Atwood, and Kazuo Yano, "A poly-Si TFT with a sub-5-nm thick channel for low-power gain cell memory in mobile applications," *IEEE Trans. Electron Devices*, vol. 51, No. 11, pp. 1805-1810, Nov. 2004.

[4.19] M. Miyasaka, T. Komatsu, W. Itoh, A. Yamaguchi, and H. Ohashima, "Effects of channel thickness on poly-crystalline silicon thin film transistors," *Ext. Abstr. SSDM*, pp. 647-650, 1995.

[4.20] Shengdong Zhang, Ruqi Han, and Mansun J. Chan, "A novel self-aligned bottom gate poly-Si TFT with In-Situ LDD," *IEEE Electron Device Lett.*, vol. 22, No. 8, pp. 393-395, Aug. 2001.

[4.21] D. B. Thomasson, M. Dayawansa, J. H. Chang, and T. N. Jackson, "Thin active layer a-Si:H thin-film transistors," IEEE Electron Device Lett., vol. 18, No. 3, pp. 117-119, Mar. 1997.

[4.22] Du-Zen Peng, Po-Sheng Shih, Hsiao-Wen Zan, Chun-Yen Chan, Ting-Chang Chang, Chiung-Wei Lin, "A novel self-aligned SiGe elevated S/D polycrystalline-silicon thin-film transistor," *SID Digest*, pp. 204-207, 2002.

[4.23] Shengdong Zhang, Chunxiang Zhu, Johnny K. O. Sin, and Philip K. T. Mok, "A novel ultrathin elevated channel low-temperature poly-Si TFT," *IEEE Electron Device Lett.*, vol. 20, No. 11, pp. 569-571, Nov. 1999.

[4.24] Woo-Yong So, Kyung-Jin Yoo, Sang-II Park, Hye-Dong Kim, Byung-Hee Kim, and Ho-Kyoon Chung, "Novel self-aligned LDD/offset structure for poly-Si thin film transistors," *SID Digest*, pp. 1250-1253, 2001.

[4.25] Huang-Chung Cheng, Ching-Wei Lin, Li-Jing Cheng, Chang-Ho Tseng, Tin-Kuo Chang, Yuan-Ching Peng, and Wen-Tung Wang, "Fabricating of low-temperature poly-Si thin film transistors with self-aligned graded lightly doped drain structure," *Electrochem. Solid-Sate Lett.*, Vol. 5, No. 1, pp. G1-G3, 2002.

[4.26] Chun-Yao Huang, Cheng-Hung Tsai, Cheng-Chung Chen, Yung-Hui Yeh, and Shang-Wen Chang, "Study on low temperature poly-Si thin film transistors with different source/drain structures," *AMLCD*, pp. 471-474, 2003.

[4.27] Ching-Wei Lin, Chang-Ho Tseng, Ting-Kuo Chang, Chiung-Wei Lin, Wen-Tung Wang, and Huang-Chung Cheng, "A novel laser-processed self-aligned gate-overlapped LDD poly-Si TFT," *IEEE Electron Device Lett.*, vol. 23, No. 3, pp. 133-135, Mar. 2002.

[4.28] Kohji Ohgata, Yasuyoshi Mishima and Nobuo Sasaki, "A new dopant activation technique for poly-Si TFTs with a self-aligned gate-overlapped LDD structure," *IEDM Tech. Digest*, pp. 205-208, 2000.

[4.29] A. Valletta, Luigi Mariucci, Guglielmo Fortunato, S. D. Brotherton, and J. R. Ayres, "Hot carrier-induced degradation of gate overlapped lightly doped drain (GOLDD) polysilicon TFTs," *IEEE Trans. Electron Devices*, vol. 49, No. 4, pp. 636-642, Apr. 2002.

[4.30] A. Bonfiglietti, M. Cuscuna, A. Valletta, L. Mariucci, A. Pecora, G. Fortunato, S. D. Brotherton, and J. R. Ayres, "Analysis of electrical characteristics of gate overlapped lightly doped drain (GOLDD) polysilicon thin-film transistors with different LDD doping concentration," *IEEE Trans. Electron Devices*, vol. 50, No. 12, pp. 2424-2433, Dec. 2003.

[4.31] Tetsuo Kawakita, Hidehiro Nakagawa, Yukiharu Uraoka, and Takashi Fuyuki, "Analysis of hot carrier effect in low-temperature poly-Si gate-overlapped lightly doped drain thin film transistors," *Jpn. J. Appl. Phys.*, vol. 42, Part 1, No. 6A, pp. 3354-3360, 2003.

[4.32] Min-Cheol Lee and Min-Koo Han, "Poly-Si TFTs with asymmetric dual-gate for kink current reduction," *IEEE Electron Device Lett.*, 2004.

[4.33] M. C. Lee, J. H. Jeon, I. H. Song, K. C. Park, and M. K. Han, "A novel poly-Si TFTs with selectively doped regions fabricated by new excimer laser annealing," *SID Digest*, pp. 1246-1249, 2001.

[4.34] L. Mariucci, G. Fortunato, A. Bonfiglietti, M. Cuscuna, A. Pecora, and A. Valletta, "Polysilicon TFT structure for kink-effect suppression," *IEEE Trans. Electron Devices*, vol. 51, No. 7, pp. 1135-1142, Jul. 2004.

[4.35] Horng-Chih Lin, C. M. Yu, C. Y. Lin, K. L. Yeh, Tiao-Yuan Huang, and Tan-Fu Lei, "A novel thin-film transistor with self-aligned field induced drain," *IEEE Electron Device Lett.*, vol. 22, No. 1, pp. 26-28, Jan. 2001.

[4.36] Kow Ming Chang, Yuan Hung Chung, Gin Ming Lin, Jian Hong Lin, and Chi Gun Deng, "A novel high-performance poly-silicon thin film transistor with a self-aligned thicker sub-gate oxide near the drain/source regions," *IEEE Electron Device Lett.*, vol. 22, No. 10, pp. 472-474, Oct. 2001.

[4.37] Shengdong Zhang, Ruqi Han, Johnny K. O. Sin, and Mansun Chan, "A novel self-aligned double-gate TFT technology," *IEEE Electron Device Lett.*, vol. 22, No. 11, pp. 530-532, Nov. 2001.

[4.38] J. S. Im and H. J. Kim, "On the super lateral growth phenomenon observed in excimer laser-induced crystallization of thin Si films," *Appl. Phys. Lett.*, vol. 64, pp.2303-2305, 1994.

[4.39] P. K. Ko, R. S. Muller, and C. Hu, "A unified model for hot-electron currents in MOSFET's," *IEDM Tech. Dig.*, pp. 600-604, 1981.

[4.40] Anish Kumar K. P., Johnny K. O. Sin, Cuong T. Nguyen, and Ping K. Ko, "Kink-Free Polycrystalline Silicon Double-Gate Elevated-Channel Thin-Film Transistors," *IEEE Trans. Electron Devices*, vol. 45, No. 12, 1998.

[4.41] J. Levinson, G. Este, M. Rider, P. J. Scanlon, F. R. Shepherd, and W. D. Westwood, "Conductivity behavior in polycrystalline semiconductor thin film tranisistors," J. Appl. Phys., vol. 53, No. 2, pp. 1193, 1982.

[4.42] R. E. Proano et al., "Development and electrical properties of undoped polycrystalline silicon thin film transistors," IEEE Trans. Electron Devices, vol. 36, No. 9, pp. 1915, 1989.

[4.43] K. R. Hofmann, C. Werner, W. Weber, and G. Dorda, "Hot-electron and hole-emission effects in short n-channel MOSFETS," *IEEE Trans. Electron Devices*, vol. 32, pp.691-699, 1985.

[4.44] Heinz-Olaf Muller and Bruce W. Alphenaar, "Strategy for off-current suppression in thin-film transistors," *Jpn. J. Appl. Phys.*, vol. 38, Part 2, No. 12B, pp. L1525-L1527, Dec. 1999.

[4.45] Mutsumi Kimura, Satoshi Inoue, and Tatsuya Shimoda, "Extraction of trap states in laser-crystallized polycrystalline-silicon thin-film transistors and analysis of degradation by self-heating," *J. Appl. Phys.*, vol. 91, No. 6, pp. 3855-3858, Mar. 2002.

[4.46] Chia-Pin Lin, Yi-Hsuan Xiao, and Bing-Yue Tsui, "High-performance poly-Si TFTs fabricated by implant-to-silicide technique," *IEEE Electron Device Lett.*, vol. 26, No. 3, pp. 185-187, Mar. 2005.

[4.47] Hsiao-Wen Zan, Ting-Chang Chang, Po-Sheng Shih, Du-Zen Peng, Po-Yi Kuo, Tiao-Yuan Huang, Chun-Yen Chang, and Po-Tsun Liu, "Short-channel poly-Si thin-film transistors with ultrathin channel and self-aligned tungsten-clad source/drain," *Electrochem. Solid-State lett.*, vol. 7, No. 2, pp. G31-G33, 2004.

Chapter 5: Poly-Si TFTs with Elevated Channel and Gate Overlapped Structure by Metal-Induced Lateral Crystallization

[5.1] Y. Yoshimi, T. Wada, K. Kato, and H. Tango, "High performance SOI MOSFET using ultra-thin SOI film," in *IEDM Tech. Dig.*, pp. 640, 1987.

[5.2] J. P. Colinge, "Reduction of floating substrate effects in thin-film SOI MOSFET's," *Electron. Lett.*, vol. 22, No. 4, pp. 187, 1986.

[5.3] J. C. Sturm, K. Tokunaga, and J. P. Colinge, "Increased drain saturation current in ultra-thin silicon-on-insulator (SOI) MOS transistors," *IEEE Electron Device Lett.*, vol. 9, pp. 460, Sep. 1988.

[5.4] Zhonghe Jin, Hoi S. Kwok, and Man Wong, "Performance of thin-film transistors with ultrathin Ni-MILC polycrystalline silicon channel layer," *IEEE Electron Device Lett.*, vol. 20, No. 4, pp. 167-169, Apr. 1999.

[5.5] T. Little, K. Takahara, H. Koike, T. Nakazawa, I. Yudasaka and H. Ohshima, *Jpn. J. Appl. Phys.*, vol. 30, pp. 3724, 1991.

[5.6] Z. Jin, G. A. Bhat, M. Yeung, H. S. Kwok, and M. Wong, *J. Jpn. Appl. Phys.*, vol. 84, pp. 194, 1998.

[5.7] Hongmei Wang, Mansun Chan, Singh Jagar, Vincent M. C. Poon, Ming Qin, Yangyuan Wang, and Ping K. Ko, "Super thin-film transistor with SOI CMOS performance formed by a novel grain enhancement method," *IEEE Trans. Electron Devices*, vol. 47, No. 8, pp. 1580-1586, Aug. 2000.

[5.8] Ting-Kuo Chang, Ching-Wei Lin, Yuan-Hsun Chang, Chang-Ho Tseng, Fang-Tsun Chu, Huang-Chung Cheng, and Li-Jen Chou, "Thickness dependence of microstructure of laterally crystallized poly-Si thin films and electrical characteristics of low-temperature poly-Si TFTs," *J. Electrochem. Soc.*, vol. 150, No. 8, pp. G494-G497, 2003.

[5.9] Zhonghe Jin, "Comparison study of metal induced lateral crystallized and solid-phase crystallized polycrystalline silicon thin film transistors with different channel thickness," *Jpn. J. Appl. Phys.*, vol. 40, Part 1, No. 11, pp. 6325-6326, Nov. 2001.

[5.10] R. C. Cammarata, C. V. Thompson, C. Hayzelden, and K. N. Tu, *J. Mater. Res.*, vol. 5, pp. 2133, 1990.

[5.11] J. H. Oh, K. H. Kim, Y. J. Chang, and J. Jang, “Effect of a-Si thickness on Ni-mediated crystallization,” *AMLCD*, pp. 459-462, 2003.

[5.12] P. V. Necliudov, M. S. Shur, D. J. Gundlach, T. N. Jackson, “modeling of organic thin film transistors of different designs,” *J. Appl. Phys.*, vol. 88, No. 11, Dec. 2000

[5.13] Shengwen Luan and Gerold W. Neudeck, “An experimental study of soure/drain parasitic resistance effects in amorphous silicon thin film transistors,” J. Appl. Phys., vol. 72(2), No. 15, Jul. 1992.

[5.14] H. L. Chen and C. U. Wu, “A new I-V model considering the impact-ionization effect initiated by the DIGBL current for the intrinsic n-channel poly-Si TFTs,” IEEE Trans. Electron Devices, vol. 46, pp. 772-728, Apr. 1999.

[5.15] C. A. Dimitriadis and D. H. Tassis, “Output characteristics of short-channel polycrystalline silicon thin-film transistors,” J. Appl. Phys., vol. 77, pp. 2177-2183, Mar. 1995.

[5.16] Tien-Fu Chen, Ching-Fa Yeh and Jen-Chung Lou, “Investigation of grain boundary control in the drain junction on laser-crystallized poly-Si thin film transistors,” *IEEE Electron Device Lett.*, vol. 24, pp. 457-459, Jul. 2003.

[5.17] K. M. Chang, Y. H. Chung, G. M. Lin, C. G. Deng, and J. H. Lin, “Enhanced degradation in polycrystalline silicon thin-film-transistors under dynamic hot-carrier stress,” *IEEE Electron Device Lett.*, vol. 22, No. 10, pp. 475-477, Oct. 2001.

[5.18] A. T. Voutsas, D. N. Kouvatsos, L. Michalas, and G. J. Papaioannou, “Effect of silicon thickness on the degradation mechanisms of sequential laterally solidified polycrystalline silicon TFTs during hot-carrier stress,” *IEEE Electron Device Lett.*, vol. 26, No. 3, pp. 181-184, Mar. 2005.

[5.19] G. A. Armstrong, S. Uppal, S. D. Brotherton, and J. R. Ayres, “Differentiation of effects due to grain and grain boundary traps in laser-annealed poly-Si thin film transistors,” *Jpn. J. Appl. Phys.*, vol. 37, pp. 1721-1726, 1998.

[5.20] B. Doyle, M. Bourcerie, J. –C. Marchetaux, and A. Boudou, “Interface state creation and charge trapping in the medium-to-high voltage range during hot-carrier stressing of n-MOS transistors,” *IEEE Trans. Electron Devices*, vol. 37, No. 4, pp. 744-754, Apr. 1990.

Chapter 6: Organic Thin-Film Transistor: Basics, Process Development and Electrical Characteristics

[6.1] E. Cantatore, G. H. Gelinck, D. M. de Leeuw, “Polymer electronics: from discrete transistors to integrated circuits and active matrix displays,” *IEEE BCTM*, pp. 167-171, 2002.

[6.2] T. N. Jackson, “Organic thin film transistors – electronics anywhere,” *International Semiconductor Device Research Symposium*, pp. 340-343, 2001.

[6.3] M. G. Kane, J. Campi, M. S. Hammond, F. P. Cuomo, B. Greening, C. D. Sheraw, J. A. Nichols, D. J. Gundlach, J. R. Huang, C. C. Kuo, L. Jia, H. Klauk, and T. N. Jackson, “Analog and digital circuits using organic thin-film transistors on polyester substrates,” *IEEE Electron Device Letters*, vol. 21, No. 11, pp. 534 – 536, Nov. 2000

[6.4] Y. H. Kim, S. K. Park, J. I. Han, D. G. Moon, W. K. Kim, “Solution-based polymer TFT LCD on plastic substrates,” *SID Digest*, pp. 996-999, 2003.

[6.5] H. Sirringhaus, S. E. Burns, C. Kuhn, K. Jacobs, J. D. Mackenzie, M. Etchells, K. Chalmers, P. Devine, N. Murton, N. Stone, D. Wilson, P. Cain, T. Brown, A. C. Arais, J. Mills, R. H. Friend, “Active matrix displays made with printed polymer thin film transistors,” *SID Digest*, pp. 1084-1087, 2003.

[6.6] C. D. Sheraw, J. A. Nichols, D. J. Gundlach, J. R. Huang, C. C. Kuo, H. Klauk, T. N. Jackson, “Fast organic circuits on flexible polymeric substrates,” *IEDM Tech Dig.*, pp. 619 – 622, 2000.

[6.7] Luisa Torsi, “Novel applications of organic based thin film transistors,” *Microelectronics Reliability*, vol. 40, pp. 779-782, 2000.

[6.8] Jan Hendrik Schon and Christian Kloc, “Organic metal-semiconductor field-effect phototransistors,” *Appl. Phys. Lett.*, vol. 78, No. 22, pp. 3538-3539, May 2001.

[6.9] Chiang CK, Fincher Jr. CR, Park YW, Heeger AJ, Shirakawa H, Lowis EJ. Gau SC, MecDiarmid AG., *Phys. Rev. Lett.*, vol. 39, pp. 1098, 1977.

[6.10] F. Ebisawa, T. Kurokawa, and S. Nara, “Electrical Properties of polyacetylene/polysiloxane interface,” *J. Appl. Phys.*, vol. 54, pp. 3255-3259, 1983.

[6.11] Gilles Horowitz, “Organic field-effect transistors,” *Adv. Mater.*, vol. 10, No. 5, pp. 365-377, 1998.

[6.12] G. Horowitz, D. Fichou, X. Z. Peng, Z. G. Xu, F. Garnier, *Solid State Commun.*, vol. 72, pp. 381, 1989.

[6.13] C. D. Dimitrakopoulos, A. R. Brown, A. Pomp, *J. Appl. Phys.*, vol. 80, pp. 2501, 1996.

[6.14] J. G. Laquindanum, H. E. Katz, A. J. Lovinger, A. Dodabalapur, *Ghem. Mater.*, vol. 8, pp. 2542, 1996.

[6.15] Zhenan Bao, “Materials and fabrication needs for low-cost organic transistor circuits,” *Adv. Mater.*, vol. 12, No. 3, pp. 227-230, 2000.

[6.16] R. C. Haddon, A. S. Perel, R. C. Morris, T. T. M. Palstra, A. F. Hebard, R. M. Fleming, *Appl. Phys. Lett.*, vol. 67, pp. 121, 1995.

[6.17] Z. Bao, A. J. Lovinger, J. Brown, *J. Am. Chem. Soc.*, vol. 120, pp. 207, 1998.

[6.18] Tianhong Chui, Feng Hua, and Yuri Lvov, “FET fabricated by layer-by-layer nanoassembly,” *IEEE Trans. Electron Devices*, vol. 51, No. 3, pp. 503-506, Mar.

2004.

[6.19] Takeo Kawase, Henning Sirringhaus, Richard H. Friend, Tatsuya Shimoda, “All-polymer thin film transistors fabricated by high-resolution ink-jet printing,” *SID Digest*, pp. 40-43, 2001.

[6.20] Tatsuaki Funamoto, Yojiro Matsueda, Osamu Yokoyama, Akihito Tsuda, Hiroshi Takeshita, Satoru Miyashita, “A 130-ppi, full-color polymer OLED display fabricated using an ink-jet process,” *SID Digest*, pp. 899-901, 2002.

[6.21] John A. Rogers, Zhenon Bao, Anita Makhija, and Paul Braun, “Printing process suitable for reel-to-reel production of high-performance organic transistors and circuits,” *Adv. Mater.*, vol. 11, No. 9, pp. 741-745, 1999.

[6.22] Sung Kyu Park, Yong Hoon Kim, Jeong In Han, Dae Gyu Moon, and Won Keun Kim, “High-performance polymer TFTs printed on a plastic substrate,” *IEEE Trans. Electron Devices*, vol. 49, No. 11, pp. 2008-2015, Nov. 2002.

[6.23] Francis Garnier, “Thin-film transistors based on organic conjugated semiconductors,” *Chem. Phys.*, vol. 227, pp. 253-262, 1998.

[6.24] Anurag Lodha, Rajendra Singh, “Prospects of manufacturing organic semiconductor-based integrated circuits,” *IEEE Trans. Semiconductor Manufacturing*, vol. 14, No. 3, pp. 281-296, Aug. 2001.

[6.25] C. S. Lent, “Bypassing the transistor paradigm,” *Science*, vol. 288, pp. 1597-1599, 2000.

[6.26] L. Torsi, A. Dodabalapur, L. J. Rothberg, A. W. P. Fung, and H. E. Katz, “Charge transport in oligothiophene field-effect transistors,” *Phys. Rev. B*, vol. 57, pp. 2271-2275, 1998.

[6.27] G. Horowitz, “Field-effect transistors based on short organic molecules,” *Mater. Chem.*, vol. 9, pp. 2021-2026, 1999.

[6.28] D. M. de Leeuw, M. M. J. Simenon, A. R. Brown, and R. E. F. Einerhand, “Stability of n-type doped conducting polymers and consequences for polymeric microelectronic devices,” *Synthetic Metals*, vol. 87, pp. 53-59, 1997.

[6.29] A. Assadi, C. Svensson, M. Willander, O. Inganas, “Field-effect mobility of poly(3-hexylthiophene),” *Appl. Phys. Lett.*, vol. 53, No. 3, Jul. 1988.

[6.30] Zhenon Bao, Ananth Dodabalapur, and Andrew J. Lovinger, “Soluble and processable regioregular poly(3-hyxelthiophene) for thin film field-effect transistor applications with high mobility,” *Appl. Phys. Lett.*, vol. 69, No. 26, Dec. 1996.

[6.31] Sirringhaus Henning, Tessler Nir, et al., “Integrated optoelectronic devices based on conjugated polymers,” *Science*, vol. 280, No. 5370, pp. 1741, Dec. 1998.

[6.32] H. Sirringhaus, P. J. Brown, R. H. Friend, M. M. Nielsen, K. Bechgaard, B. M. W. Langeveld-Voss et al., “Microstructure-mobility correlation in self-organized, conjugated polymer field-effect transistors,” *Synth. Metals*, vol. 111-112, pp. 129-132, Jun. 2000.

[6.33] Cheng Yang, Francesco P. Orfino, and Steven Holdcroft, "A phenomenological model for predicting thermochromism of regioregular and nonregioregular poly(3-alkylthiophenes)," *Macromolecules*, vol. 29, No. 20, 1996.

[6.34] T. Yamamoto, D. Komarudin, M. Arai, B. L. Lee, H. Suganuma, N. Asakawa, Y. Inoue, K. Kubota, S. Sasaki, T. Fukuda, and H. Matsuda, *J. Am. Chem. Soc.*, vol. 120, pp.2047, 1998.

[6.35] Hisashi Kokubo, Takakazu Yamamoto, Hiroshi Kondo, Yoshikazu Akiyama, and Itaru Fujimura, "Purification of head-to-tail-type regioregular poly(3-hexylthiophene), HT-P3HexTh, and investigation of the effects of polymer purity on the performance of organic field-effect transistors," *Jpn. J. Appl. Phys*. Vol. 42, Part 1, No. 10, pp. 6627-6628, Oct. 2003.

[6.36] Y. W. Liu, K. Oshima, T. Yamauchi, M. Shimomura and S. Miyauchi, "Study of switching characteristics with positive temperature coefficient of poly(3-hexylthiophene)," *Synth. Metals*, vol. 101, pp. 451-452, 1999.

[6.37] M Mas-Torrent, D den Boer, M Durkut, P Hadley and A P H J Schenning, "Field effect transistors based on poly(3-hexylthiophene) at different length scales," *Nanotechnology*, vol. 15, pp. S265-S269, 2004.

[6.38] Guangming Wang, James Swensen, Daniel Moses, and Alan J. Heeger, "Increased mobility from regioregular poly(3-hexylthiophene) field-effect transistors," *J. Appl. Phys.*, vol. 93, No. 10, pp. 6137-6141, May 2003.

[6.39] H. Sirringhaus, P. J. Browan, R. H. Friend, M. M. Nielsen, "Two-dimensional charge transport in self-organized, high-mobility conjugated polymers," *Nature*, vol. 401, pp. 685-688, Oct. 1999.

[6.40] Toshihide Kamata and Kiyoshi Yase, "Organic thin-film transistor using printing method," AMLCD, pp. 273-275, 2003.

[6.41] Karl R. Amundson, B. Joyce Sapjeta, Andrew J. Lovinger, Zhenan Bao, "An in-plane anisotropic organic semiconductor based upon poly(3-hexylthiophene)," *Thin Solid Films*, vol. 414, pp. 143-149, 2002.

[6.42] B. A. Mattis, P. C. Chang, and V. Subramanian, *Mat. Res. Soc. Symp. Proc.*, vol. 771, pp. L10.35.1, 2003

[6.43] M. S. A. Abdou, F. P. Orfino, Y. Son, and S. Holdcroft, *J. Am. Chem. Soc.*, vol. 119, pp. 4518, 1997.

[6.44] A. N. Aleshin, H. Sandberg, H. Stubb, *Synth. Met.*, vol. 121, pp. 1449, 2001.

[6.45] S. K. Park, Y. H. Kim, J. I. Han, D. G. Moon, W. K. Kim, M. G. Kwak, *Synth. Met.*, vol. 139, pp. 377, 2003.

[6.46] Peter V. Necliudov, Michael S. Shur, David J. Gundlach, Thomas N. Jackson, "Contact resistance extraction in pentacene thin film transistors," *Solid-State*

Electronics, vol. 47, pp. 259-262, 2003.

[6.47] T. K. S. Wong, S. Gao, X. Hu, H. Liu, Y. C. Chan, Y. L. Lam, “Patterning of poly(3-alkylthiophene) thin films by direct-write ultraviolet laser lithography,” *Materials Science and Engineering*, vol. B55, pp. 71-78, 1998.

[6.48] L. Teng, W. A. Anderson, *IEEE Electron Device Lett.*, vol. 24, No. 6, pp. 399, 2003.

[6.49] C. F. Yeh, D. C. Chen, C. Y. Lu, C. Liu, S. T. Lee, C. H. Liu, T. J. Chen, *IEDM’98 Technical Digest*, pp. 269, 1998.

[6.50] Hagen Klauk, Gunter Schmid, Wolfgang Radlik, Werner Weber, Lisong Zhou, Chris D. Sheraw, Jonathan A. Nichols, Thomas N. Jackson, “Contact resistance in organic thin film transistors,” *Solid-State Electronics*, vol. 47, pp. 297-301, 2003.

[6.51] Sung Kyu Park, Yong Hoon Kim, Jeong In Han, Dae Gyu Moon, Won Keun Kim, Min Gi Kwak, “Electrical characteristics of poly(3-hexylthiophene) thin film transistors printed and spin-coated on plastic substrates,” *Synthetic Metals*, vol. 139, pp. 377-384, 2003.

[6.52] Myung Won Lee and Chung Kun Song, “Oxygen plasma effects on performance of pentacene thin film transistor,” *Jpn. J. Appl. Phys.*, vol. 42, Part 1, No. 7A, pp. 4218-4221, Jul. 2003.

[6.53] Ioannis Kymissis, C. D. Dimitrakopoulos, and Sampath Purushothaman, “High-performance bottom electrode organic thin-film transistors,” *IEEE Trans. Electron Devices*, vol. 48, No. 6, pp. 1060-1064, 2001.

[6.54] David J. Gundlach, LiLi Jia, and Thomas N. Jackson, “Pentacene TFT with improved linear region characteristics using chemically modified source and drain electrodes,” *IEEE Electron Device Lett.*, vol. 22, No. 12, pp. 571-573, Dec. 2001.

[6.55] A. Lachkar, A. Selmani, E. Sacher, “Metallization of polythiophenes II. Interaction of vapor-deposited Cr, V and Ti with poly(3-hexylthiophene)” *Synth. Metals*, vol. 72, pp. 73-80, 1995.

[6.56] Josephine B. Lee, Vivek Subramanian, “Weave patterned organic transistors on fiber for e-textiles,” *IEEE Trans. Electron Devices*, vol. 52, No. 2, pp. 269-275, Feb. 2005.

[6.57] Yong-Hoon Kim, Dae-Gyu Moon, and Jeong-In Han, “Organic TFT array on a paper substrate,” *IEEE Electron Device Lett.*, vol. 25, No. 10, pp. 702-704, Oct. 2004.

[6.58] Jiyoul Lee, J. H. Kim, and Seongil Im, “Threshold voltage change due to organic-inorganic interface in pentacene thin-film transistors,” *J. Appl. Phys.*, vol. 96, No. 4, pp. 2301-2304, Aug. 2004.

[6.59] Paul V. Pesavento, Reid J. Chesterfeld, Christopher R. Newman, and C. Daniel Frisbie, “Gated four-probe measurements on pentacene thin film transistors: contact resistance as a function of gate voltage and temperature,” J. Appl. Phys., vol. 96, No. 12, pp. 7312-7324, Dec. 2004.

[6.60] Jaap H. Smits, Stefan C. J. Meskers, Rene A. J. Janssen, Albert W. Marsman, and

Dago M. de Leeuw, “Electrically rewritable memory cells from poly(3-hexylthiophene) Schottky diodes,” Adv. Mater., vol. 17, pp. 1169-1173, 2005.

[6.61] E. J. Meijer, C. Detcheverry, P. J. Baesjou, E. van Veenendaal, D. M. de Leeuw, T. M. Klapwijk, “Dopant density determination in disordered organic field-effect transistors,” *J. Appl. Phys.*, vol. 93, No. 8, pp. 4831-4835, Apr. 2003.

Chapter 7: Reliability Characteristics of P3HT-Based OTFTs

[7.1] Mohamed S. A. Abdou, Francesco P. Orfino, Yongkeun Son, and Steven Holdcroft, “Interaction of oxygen with conjugated polymers: charge transfer complex formation with poly(3-alkylthiophenes),” *J. Am. Chem. Soc.*, vol. 119, pp. 4518-4524, 1997.

[7.2] Brain A. Mattis, Paul C. Chang, and Vivek Subramanian, “Effect of thermal cycling on performance of poly(3-hexylthiophene) transistors,” *Mat. Res. Soc. Symp. Proc.*, vol. 771, pp. L10.35.1-L10.35.6, 2003.

[7.3] Yong Hoom Kim, Sung Kyu Park, Dae Gyu Moon, Won Keun Kim, and Jeong In Han, “Organic thin film transistor-driven liquid crystal displays on flexible polymer substrate,” *Jpn. J. Appl. Phys.*, vol. 43, No. 6A, pp. 3605-3608, 2004.

[7.4] Satoshi Hoshino, Manabu Yoshida, Sei Uemura, Takehito Kodzasa, Noriyuki Takada, Toshihide Kamata, and Kiyoshi Yase, “Influence of moisture on device characteristics of polythiophene-based field-effect transistors,” *J. Appl. Phys.*, vol. 95, No. 9, pp. 5088-5093, May 2004.

[7.5] S. J. Zilker, C. Detcheverry, E. Cantatore, and D. M. de Leeuw, “Bias stress in organic thin-film transistors and logic gates,” Appl. Phys. Lett., vol. 79, No. 8, pp. 1124-1126, Aug. 2001.

[7.6] Yong Qui, Yuanchuan Hu, Guifang Dong, Liduo Wang, Junfeng Xie, and Yaning Ma, “H_2O effect on the stability of organic thin-film field-effect transistors,” *Appl. Phys. Lett.*, vol. 83, No. 8, pp. 1644-1646, Aug. 2003.

[7.7] Zheng-Tao Zhu, Jeffrey T. Mason, Rudiger Dieckmann, and George G. Malliaras, “Humidity sensors based on pentacene thin-film transistors,” *Appl. Phys. Lett.*, vol. 81, No. 24, pp. 4643-4645, Dec. 2002.

[7.8] G. Wang, D. Moses, and A. J. Heeger, *J. Appl. Phys.*, vol. 95, pp. 316, 2004.

[7.9] Gi Heon Kim, Jung Hun Lee, Seong Hyun Kim, Yong Suk Yang, Lee-Mi Do, Sung-Min Yoon, Kyung Soo Suh, and Jin Jang, “Thin film passivation for longevity of organic light-emitting devices and organic thin-film transistor,” *AMLCD*, pp. 387-390, 2003.

[7.10] X. Lu, Z. Xie, M.S.A. Abdou, M. J. Deen and S. Holdcroft, “Studies of polymer-based field-effect transistors,” *IEEE CCECE/CCGEI*, pp. 814-816, 1993.

[7.11] J. Ficker, A. Ullmann, W. Fix, H. Rost, and W. Clemens, “Stability of polythiophene-based transistors and circuits,” *J. Appl. Phys.*, vol. 94, No. 4, pp.

2638-2641, Aug. 2003.

[7.12] Jae Won Chang, hoon Kim, Jong Moo Kim, Jai-Kyeong Kim, Young-Chul Kim, and Byeong Kwon Ju, "Hydrogen plasma treatment on the electrical characterization of inverted staggered pentacene thin film transistors," *SID Digest*, pp. 232-235, 2003.

[7.13] K. P. Pernstich, S. Haas, D. Oberhoff, C. Goldmann, D. J. Gundlch, and B. Batlogg, A. N. Rashid, and G. Schitter, "Threshold voltage shift in organic field effect transistors by dipole monolayers on the gate insulator," *J. Appl. Phys.*, vol. 96, No. 11, pp. 6431-6438, Dec. 2004.

Chapter 8: Reliability Characteristics of P3HT-Based OTFTs

[8.1] X. Z. Bo, C. Y. Lee, M. S. Strano, M. Goldfinger, C. Nuckolls, Graciela B. Blanchet, "Carbon nanotubes-semiconductor networks for organic electronics: the pickup stick transistor," *Appl. Phys. Lett.*, vol. 86, pp. 182102-1, 2005.