


References:

Chapter 1

- [1.1] B. J. Baliga, “An overview of smart power technology,” *IEEE Trans. on Elec. Dev.*, vol. 38, pp. 1568-1575, 1991.
- [1.2] R. Zhu, V. Parthasarathy, V. Khemka, A. Bose, and T. Roggenbauer, “Implementation of high-side, high-voltage RESURF LDMOS in a sub-half micron smart power technology,” *IEEE Proc. ISPSD*, pp. 403-406, 2001.
- [1.3] V. Khemka, V. Parthasarathy, R. Zhu, and A. Bose, “Correlation between static and dynamic SOA (energy capability) of RESURF LDMOS devices in smart power technologies,” *IEEE Proc. ISPSD*, pp. 125-128, 2002.
- [1.4] K. Ishiguri, M. Hoshino, A. Iwabuchi, and N. Aoike, “Power IC of electric ballast for automotive HID lamp,” *IEEE Indust. Appl. Conf.*, vol. 5, pp. 3388-3393, 2000.
- [1.5] J. A. van der Pol, A. W. Ludikhuize, H. G. A. Huizing, B. van Velzen, R. J. E. Hueting, J. F. Mom, G. van Lijnschoten, G. J. J. Hessels, E. F. Hooghoudt, R. van Huizen, M. J. Swanenberg, J. H. H. A. Egbers, F. van den Elshout, J. J. Koning, H. Schligtenhorst, and J. Soeteman, “A-BCD: An economic 100 V RESURF silicon-on-insulator BCD technology for consumer and automotive applications,” *IEEE Proc. ISPSD*, pp. 327-330, 2000.
- [1.6] A. Adahl, and H. Zirath, “An 1GHz class E LDMOS power amplifier,” *Microwave conf.*, vol. 1, pp. 285-288, 2003.
- [1.7] T. Yue, M. Kumar, C. Jun, and J. K. O. Sin, “A SOI LDMOS technology compatible with CMOS, BJT, and passive components for fully-integrated RF power amplifiers,” *IEEE Trans. on Elec. Dev.*, vol. 48, pp. 2428-2433, 2001.

- [1.8] H. Sumida, A. Hirabayashi, H. Shimabukuro, Y. Takazawa, and Y. Shigeta, “A high performance plasma display panel driver IC using SOI,” *IEEE Proc. ISPSD*, pp. 137-140, 1998.
- [1.9] M. Tsuneoka, M. Takeuchi, and I. Takahashi, “The design of RF power supply using DC-DC converter,” *IEEE Symp. on Fusion Eng.*, pp. 1206-1209, 1989.
- [1.10] T. Letavic, M. Simpson, E. Arnold, E. Peters, R. Aquino, J. Curcio, S. Herko, and S. Mukherjee, “600 V power conversion system-on-a-chip based on thin layer silicon-on-insulator,” *IEEE Proc. ISPSD*, pp. 325-328, 1999.
- [1.11] M. Hack, A. Chiang, T. Y. Huang, A. G. Lewis, R. A. Martin, H. Tuan, I. W. Wu, and P. Yap, “High-voltage thin film transistors for large area microelectronics,” *IEEE IEDM Tech. Dig.*, pp. 252-255, 1988.
- [1.12] F. J. Clough, Y. Chen, E. M. S. Narayanan, W. Eccleston, W. I. Milne, “A novel thin film transistor for high voltage circuit on glass,” *IEEE Proc. ISPSD*, pp. 321-324, 1997.
- 
- [1.13] S. Abedinpour, and K. Shenai, “Power electronics technology for the new millennium,” *IEEE Int. Caracas Conf. On Devices, Circuits, and Systems*, pp. 111-1~111-9, 2000.
- [1.14] V. R. Garuda, M. K. Kazimierczuk, M. L. Ramalingam, and L. Tolkkinen, and M. D. Roth, “High temperature testing of a buck converter using silicon and silicon carbide diodes,” *Proc. Intersociety Energy Conversion Eng. Conf.*, vol. 1, pp. 317-322, 1997.
- [1.15] M. Trivedi, and K. Shenai, “Performance of silicon carbide devices in power converters,” *Int. Woorkshop Integrated Power Packaging*, pp. 17-20, 2000.
- [1.16] A. Abou, A. M. Radum, V. Arthur, R. H. Chang, and C. Winerhalter, “A 1 MHz hard-switched silicon carbide DC/DC converter,” *IEEE Applied Power Electronics Conf. and Exposition (APEC)*, vol. 1, pp. 132-138, 2003.

- [1.17] I. Takahashi, “SiC power converter technology in future,” *Int. Electric Machines and Drives Conf. (IEMDC)*, vol. 3, pp. 1903-1908, 2003.
- [1.18] C. Blake, D. Kinzer, and P. Wood, “Synchronous rectifier versus Schottky diodes,” *IEEE Applied Power Electronics Conf. and Exposition (APEC)*, vol. 1, pp. 17-23, 1994.
- [1.19] G. Deboy, N. Marz, J. P. Stengl, H. Strack, J. Tihanyi, and H. Weber, “A new generation of high-voltage MOSFETs breaks the limit line of silicon,” *IEEE IEDM Tech. Dig.*, pp. 683-685, 1998.
- [1.20] L. Lorenz, G. Deboy, A. Knapp, and M. Marz, “COOLMOS™-a new milestone in high voltage Power MOS,” *IEEE Proc. ISPSD*, pp. 3-10, 1999.
- [1.21] G. Miller, and J. Sack, “A new concept for non-punch-through IGBT with MOSFET like switching characteristics,” *IEEE PESC*, pp. 21-25, 1989.
- [1.22] Y. Onishi, S. Momota, Y. Kondo, M. Otsuki, N. Kumagai, and K. Sakurai, “Analysis of device structures for next generation IGBT,” *IEEE Proc. ISPSD*, pp. 85-88, 1998.
- [1.23] M. Trivedi, and K. Shenai, “Evaluation of planar and trench IGBT for hard and soft switching performance,” *IEEE IAS*, pp. 717-721, 1999.
- [1.24] L. Lorenz, “Key power semiconductor milestones set the stage for future power electronics systems,” *PCIM Mag.*, pp. 10-21, 1998.
- [1.25] L. Fan, H. Ottesen, T. Reiley, and R. Wood, “Magnetic recording-head positioning at very high track densities using a microactuator-based, two-stage servo system,” *IEEE Trans. on Industrial Electronics*, vol. 42, pp. 222-223, 1995.
- [1.26] H. Sumida, A. Hirabayashi, H. Shimabukuro, Y. Takazawa, and Y. Shigeta, “A high performance plasma display panel driver IC using SOI,” *IEEE Proc. ISPSD*, pp. 137-140, 1998.
- [1.27] B. K. Bose, “Advances in power electronics—its impact on the environment,”

ISIE, pp. 28-30, 1998.

- [1.28] K. Shenai, “Made-to-order power electronics,” *IEEE Spectrum*, pp. 50-55, 2000.
- [1.29] D. M. Divan, and G. Skibinski, “Zero switching losss inverters for high power applications,” *IEEE IAS*, pp. 624-627, 1987.
- [1.30] J. P. Collinge, *Silicon-on-insulator*, Boston, MA, USA: Kluwer Academic Publishers, 1991.
- [1.31] H. Yamaguchi, H. Himi, and S. Fujino, T. Hattori, “Intelligent power IC with partial SOI structure”, *Jpn. J. Appl. Phys.*, vol. 34, pp. 864-868, 1995.
- [1.32] K. Shenai, E. McShane, and S. K. Leong, “Lateral RF SOI power MOSFETs with f_T of 6.9 GHz,” *IEEE Elec. Dev. Letts.*, pp. 500-502, 2000.
- [1.33] J. G. Fiorenza, D. A. Antoniadis, and J. A. Del Alamo, “RF power LDMOSFET on SOI,” *IEEE Elec. Dev. Letts.*, pp. 139-141, 2001.
- [1.34] Y. Tan, M. Kumar, J. Cai, and J. K. O. Sin, “A SOI LDMOS technology compatible with CMOS, BJT, and passive components for fully integrated RF power amplifiers,” *IEEE Trans. Elec. Dev.*, pp. 2428-2433, 2001.
- [1.35] E. Arnold, H. Pein, and S. Herko, “Comparison of self-heating effects in bulk-silicon and SOI high-voltage devices,” *IEEE IEDM Tech. Dig.*, pp. 813-816, 1994.
- [1.36] H. Neubrand, R. Constapel, R. Boot, M. Fullmann, and A. Boose, “Thermal behavior of lateral power dveices on SOI substrates,” *IEEE Proc. ISPSD*, pp. 123-127, 1994.
- [1.37] Y. K. Leung, Y. Suzuki, K. E. Goodson, and S. S. Wong, “Self-heating effect in lateral DMOS on SOI,” *IEEE Proc. ISPSD*, pp. 124-127, 1993.
- [1.38] B. Murari *et al.*, *SMART POWER ICs*, Springer, 1995.
- [1.39] K. Endo, Y. Baba, Y. Udo, M. Yasui, and Y. Sano, “A 500 V 1A 1-chip inverter IC with a new electric field reduction structure,” *IEEE Proc. ISPSD*, pp. 379-383,

1994.

- [1.40] T. Fujihira, Y. Yano, S. Obinata, N. Kurnagai, and K. Sakurai, "Proposal of new interconnection technique for very high voltage IC's," *Jpn. J. Appl. Phys.*, vol. 35, pp. 5655-5663, 1996.
- [1.41] M. J. M. Pelgrom, "System-on-chip concepts," *ULSI Devices*, C. Y. Chang and S. M. Sze, Eds New York: Wiley Inter-Science, 2000.
- [1.42] H. De Man, "System design challenges in the post PC era," *ACM Design Automation Conf.*, pp. 873-880, 2000.
- [1.43] S. J. Souris, K. Banerjee, A. Mehrotra, and K. C. Saraswat, "Multiple Si layer ICs: motivation, performance analysis, and design implications," *ACM Design Automation Conf.*, pp. 873-880, 2000.
- [1.44] R. G. Stewart, J. Dresner, S. Weisbrod, R. I. Huq, D. Plus, B. Mourey, B. Hepp, and A. Dupont, "Circuit design for a-Si AMLCDs with integrated drivers," *Soc. Inf. Display Int. Symp. Dig.*, vol. 26, pp. 89-92, 1995.
- [1.45] T. J. King, "Trends in polycrystalline-silicon thin-film transistor technologies for AMLCDs," *Proc. 2nd Int. Workshop AMLCDs*, pp. 80-86, 1995.
- [1.46] M. K. Hatalis, and D. W. Greve, "Large grain polycrystalline silicon by low temperature chemical vapor deposited amorphous sliocn films," *J. Appl. Phys.*, vol. 63, pp. 2260-2266, 1988.
- [1.47] S. W. Lee, and S. K. Joo, "Low temperature poly-Si thin film transistor fabrication by metal-induced lateral crystallization," *IEEE Elec. Dev. Letts.*, vol. 17, pp. 160-162, 1983.
- [1.48] S. Y. Yoon, S. K. Kim, J. Y. Oh, Y. J. Choi, W. S. Shon, C. O. Kim, and J. Jang, "A high-performance polycrystalline silicon thin-film transistor using metal -induced crystallization with Ni solution," *Jpn. J. Appl. Phys.*, pp. 7193-7197, 1998.

- [1.49] P. Mei, J. B. Boyce, D. K. Fork, G. Anderson. J. Ho, J. Lu, M. Hack, and R. Lujan, “Hybrid amorphous and polycrystalline silicon devices for large-area electronics,” *Proc. Mat. Res. Soc. Symp.*, vol. 507, pp. 3-12, 1999.
- [1.50] T. Sameshima, S. Usui, and M. Sekiya, “XeCl excimer laser annealing used in the fabrication of poly-Si TFTs,” *IEEE Elec. Dev. Letts.*, vol. 7, pp. 276-278, 1986.
- [1.51] K. Y. Choi, and M. K. Han, “Two-step annealed polycrystalline silicon thin-film transistors,” *J. Appl. Phys.*, vol. 80, pp. 1883-1890, 1996.
- [1.52] S. Y. Yoon, K. Hyung, C. O. Kim, J. Y. Oh, and J. Jang, “Low temperature metal induced crystallization of amorphous silicon using a Ni solution,” *J. Appl. Phys.*, vol. 82, pp. 5865-5867, 1997.
- [1.53] T. Noguchi, A.J Tang, J.A. Tsai, and R. Reif, “Comparison of effects between large-area-beam ELA and SPC on TFT characteristics,” *IEEE Trans. on Elec. Dev.*, vol. 43, pp. 1454-1458, 1996.
- [1.54] H. J. Kim, and J. S. Im, “On the super lateral growth phenomenon observed in excimer laser-induced crystallization of thin Si films,” *Appl. Phys. Lett.*, vol. 64, pp. 2303-2305, 1994.
- [1.55] T. Saneshim, S. Usui, and M. Sekiya, “XeCl excimer laser annealing used in the fabrication of poly-Si TFT’s,” *IEEE Elec. Dev. Letts.*, vol. 7, pp. 276-278, 1986.
- [1.56] K. Sera, F. Okumra, H. Uchida, S. Itoh, S. Kaneko, and K. Hotta, “Microstructures for control of multiple ion or electron beams,” *IEEE Trans. on Elec. Dev.*, vol. 36, pp. 2686-2692, 1989.
- [1.57] H. Kuriyama, S. Kiyama, S. Noguchi, T. Kuwahara, S. Ishida, T. Nouda, K. Sano, H. Iwata, H. Kawata, M. Osumi, S. Tsuda, S. Nakano, and Y. Kuwano, “Enlargement of poly-Si film grain size by excimer laser annealing and its application to high-performance poly-Si thin film transistor,” *Jpn. J. Appl. Phys.*, vol. 30, pp. 3700-3703, 1991.

- [1.58] M. Hatano, S. Moon, M. Lee, K. Suzuki, and C. P. Grigoropoulos, “Excimer laser-induced temperature field in melting and resolidification of silicon thin films,” *J. Appl. Phys.*, vol. 87, pp. 36-43, 2000.
- [1.59] K. Shimizu, O. Sugiura, and M. Matsumura, “High-mobility poly-Si TFT's fabricated by a novel excimer laser crystallization method,” *IEEE Trans. on Elec. Dev.*, vol. 39, pp. 2664-2665, 1992.
- [1.60] S. K. Chung, S. Y. Han, J. C. Shin, Y. I. Choi, and S. B. Kim, “An analytical model for minimum drift region length of SOI RESURF diodes,” *IEEE Elec. Dev. Letts.*, vol. 17, pp. 22-24, 1996.
- [1.61] F. Udrea, D. Garner, K. Sheng, A. Popescu, H. T. Lim, and V. I. Milne, “SOI power devices,” *J. Electron. Commun. Eng.*, vol. 12, pp. 27-40, 2002.
- [1.62] S. Zhang, Johnny K. O. Sin, Tommy M. L. Lai, and Ping K. Ko, “Numerical Modeling of linear doping profiles for high-voltage thin-film SOI devices,” *IEEE Trans. on Elec. Dev.*, vol. 46, pp. 1036-1041, 1999.
- [1.63] Y. Z. Xu, R. Cross, M. Manhas, F. J. Clough, M. M. DeSouza, and E. M. S. Narayanan, D. Flores, J. Rebello, M. Vellvehi, and J. Millan, “High voltage polycrystalline thin-film transistors with variable doping slots in the offset region,” *Appl. Phys. Lett.*, vol. 80, pp 2192-2194, 2002.
- [1.64] G. Fortunato, “Polycrystalline silicon thin-film transistors: a continuous evolving technology,” *Thin Solid Films*, vol. 296, pp. 82-90, 1997.
- [1.65] K. Banerjee, “Thermal effects in deep submicron VLSI interconnects,” *IEEE Int. Symp. Quality Electronic Design*, 2000.
- [1.66] S. A. Kuhn, M. B. Kleiner, P. Ramm, and W. Weber, “Thermal analysis of vertically integrated circuits,” *IEEE IEDM Tech. Dig.*, pp. 487-490, 1995.
- [1.67] S. Im, and K. Banerjee, ‘Full chip thermal analysis of planar (2-D) and vertically (3-D) high performance ICs,” *IEEE IEDM Tech. Dig.*, pp. 727-730, 2000.

Chapter 2

- [2.1] B. Murari, and F. Bertotti, *Smart Power ICs*, Springer-Verlag, 1995.
- [2.2] J. A. van der Pol, A. W. Ludikhuize, H. G. A. Huizing, B. van Velzen, R. J. E. Hueting, J. F. Mom, G. van Lijnschoten, G. J. J. Hessels, E. F. Hooghoudt, R. van Huizen, M. J. Swanenberg, J. H. H. A. Egbers, F. van den Elshout, J. J. Koning, H. Schligtenhorst, and J. Soeteman, “A-BCD: An economic 100 V RESURF silicon on insulator BCD technology for consumer and automotive applications,” *IEEE Proc. ISPSD*, pp. 327-330, 2000.
- [2.3] G. Gleim, L. Bertolini, and F. Heizmann, “Combined smart power IC for VCR with PWM controlled motor voltage,” *IEEE Trans. Consumer Electronics*, vol. 40, pp. 377-386, 1994.
- [2.4] B. E. Taylor, “Power integrated circuits and their applications,” *IEE Colloquium Power Integrated Circuits*, pp. 1-2, 1989.
- [2.5] L. Fan, H. Ottesen, T. Reiley, and R. Wood, “Magnetic recording-head positioning at very high track densities using a microactuator-based, two-stage servo system,” *IEEE Trans. Industrial Electronics*, vol. 42, pp. 222-233, 1995.
- [2.6] E. Botti, T. Mandrini, and F. Stefani, “A high-efficiency 4×20 W monolithic audio amplifier for automobile radios using a complementary DMOS BCD technology,” *IEEE Solid-State Circuits Conf.*, pp. 386-387, 1996.
- [2.7] R. A. R. van der zee, and E. A. J. M. van Tuijl, “A power-efficient audio amplifier combining switching and linear techniques,” *IEEE J. Solid-State Circuits*, vol. 34, pp. 985-991, 1999.
- [2.8] B. Murari, “Bridging the gap between the digital and real worlds: the expanding role of analog interface technologies,” *IEEE Solid-State Circuits Conf.*, pp. 30-35, 2003.

- [2.9] A. W. Ludikhuize, J. A. van der Pol, A. Heringa, A. Padiy, E. R. Ooms, P. van Kessel, G. J. J. Hessels, M. J. Swanenberg, B. van Velzen, H. van der Vlist, J. H. H. A. Egbers, and M. Stoutjesdijk, “Extended (180V) voltage in 0.6 um thin-layer-SOI A-BCD3 technology on 1um BOX for display, automotive & consumer applications,” *IEEE Proc. ISPSD*, pp. 77-80, 2002.
- [2.10] Y. Tan, M. Kumar, J. K. O. Sin, L. Shi, and J. Lau, “A SOI LDMOS/CMOS/BJT technology for fully-integrated RF power amplifiers,” *IEEE Proc. ISPSD*, pp. 137-140, 2000.
- [2.11] S. Merchant, E. Arnold, H. Baumgart, S. Mukherjee, H. Pein, and R. Pinker, “Realization of high breakdown voltage (>700 V) in thin SOI devices,” *IEEE Proc. ISPSD*, pp. 31-35, 1991.
- [2.12] F. Udrea, D. Garner, K. Sheng, A. Popescu, H. T. Lim, and V. I. Milne, “SOI power devices,” *J. Electron. Commun. Eng.*, vol. 12, pp. 27-40, 2002.
- [2.13] A. Nakagawa, Y. Yamaguchi, T. Matsudai, and N. Yasuhara, “200 °C high temperature and high speed operation of 440 V lateral IGBTs on 1.5 μm thick SOI,” *IEEE IEDM Tech. Dig.*, pp. 687-690, 1993.
- [2.14] A. K. Paul, Y. K. Leung, J. D. Plummer, S. S. Wong, S. C. Kuehne, V. S. K. Huang, and C. T. Nguyen, “High voltage LDMOS transistors in sub-micro SOI films,” *IEEE Proc. ISPSD*, pp. 89-92, 1996.
- [2.15] S. K. Chung, S. Y. Han, J. C. Shin, Y. I. Choi, and S. B. Kim, “An analytical model for minimum drift region length of SOI RESURF diodes,” *IEEE Elec. Dev. Letts.*, vol. 17, pp. 22-24, 1996.
- [2.16] S. Merchant, E. Arnold, H. Baumgart, R. Egloff, T. Letavic, S. Mukherjee, and H. Pein, “Dependence of breakdown voltage on drift length and buried oxide thickness in SOI RESURF LDMOS transistors,” *IEEE Proc. ISPSD*, pp. 124-128, 1993.

- [2.17] D. M. Garner, F. Udrea, H. T. Lim, G. Ensell, A. E. Popescu, K. Sheng, and W. I. Milne, “Silicon-on-insulator power integrated circuits,” *J. Microelectronics*, vol. 32, pp. 517-526, 2001.
- [2.18] S. Manzini, and C. Contiero, “Hot-electron-induced degradation in high-voltage submicron DMOS transistor,” *IEEE Proc. ISPSD*, pp. 65-68, 1996.
- [2.19] A. W. Ludikhuize, and M. Slotboom, “Analysis of hot-carrier-induced degradation and snapback in submicron 50 V lateral MOS transistors,” *IEEE Proc. ISPSD*, pp. 53-56, 1997.
- [2.20] A. Nezar, and N. Nowlin, “Hot-electron-induced snapback in 50 V LDMOS transistors fabricated in 0.8 μm CMOS technology,” *IEEE BCTM*, pp. 224, 1996.
- [2.21] K. Kinoshita, and Y. Kawaguchi, “A new adaptive RESURF concept for 20 V LDMOS without breakdown voltage degradation at high current,” *IEEE Proc. ISPSD*, pp. 65-68, 1998.
- [2.22] A. W. Ludikhuize, “Kirk effect limitations in high voltage IC’s,” *IEEE Proc. ISPSD*, pp. 249-252, 1994.
- [2.23] TSUPREM4/MEDICI User Manual of Version 4.1, Technology Modeling Assoc., Palo Alto, CA.
- [2.24] P. Hower, J. Lin, S. Haynie, S. Paiva, R. Shaw, and N. Hepfinger, “Safe operating area considerations in LDMOS transistors,” *IEEE Proc. ISPSD*, pp. 55-58, 1998.
- [2.25] D. R. H. Carter, and R.A. McMahon, “An HVIC switch for high-frequency power converters,” *IEEE Proc. ISPSD*, pp. 325-328, 1997.
- [2.26] J. J. Kim, M. H. Kim, S. L. Kim, C. K. Jeon, Y. S. Choi, H. S. Kang, and C. S. Song, “The new high voltage level up shifter for HVIC,” *IEEE Power Electron. Specialists Conf.* Vol. 2, pp. 626-630, 2002.
- [2.27] R. Dekker, P. Baltus, M. van Deurzen, W. V. D. Einden, H. Maas, and A. Wagemans, “An ultra low-power RF bipolar technology on glass,” *IEEE IEDM*

Tech. Dig., pp. 921-922, 1997.

- [2.28] H. F. F. Jos, “Novel LDMOS structure for 2 GHz high power base station application,” *Proc. European Microwave Conf.*, pp. 739-741, 1998.
- [2.29] A. Wood, C. Dragon, and W. Burger, “High performance silicon LDMOS technology for 2 GHz RF power amplifier applications,” *IEEE IEDM Tech. Dig.*, pp. 87-90, 1996.
- [2.30] J. Bouny, “Advantage of LDMOS in high power linear amplification,” *Microwave Engineering Europe*, pp. 37-40, 1996.
- [2.31] Der-Gao Lin, S.L. Tu, Yee-Chaung See, and Pak Tam, “A novel LDMOS structure with a step gate oxide,” *IEEE IEDM Tech. Dig.*, pp. 963-966, 1995.
- [2.32] S. Xu, P. Foo, J. Wen, Y. Liu, F. Lin, and C. H. Ren, “RF LDMOS with extreme low parasitic feed-back capacitance and high hot-carrier immunity,” *IEEE IEDM Tech. Dig.*, pp. 221-224, 1999.
- [2.33] S. Xu, and F. P. Dow, “RF LDMOSFET with graded gate structure,” *IEEE Proc. ISPSD*, pp. 221-224, 1999.
- [2.34] ATHENA/ATLAS User’s Manual. Santa Clara, CA: Silvaco Int., 1998.
- [2.35] O. Bengtsson, A. Litwin, and J. Olsson, “Small-signal and power evaluation of novel BiCMOS-compatible short-channel LDMOS technology,” *IEEE Trans. Microwave Theory Tech.*, vol. 51, pp. 1052-1056, 2003.
- [2.36] O. Rozeau, J. Jomaah, J. Boussey, C. Raynaud, J. L. Pelloie and F. Balestra, “Comparison between fully- and partially-depleted SOI MOSFET’s for low-power radio-frequency applications,” *Proc. IEEE Int. SOI Conf.*, pp. 22-23, 1999.
- [2.37] A. V. Grebennikov, “Circuit design technique for high efficiency class F amplifiers,” *IEEE Int. Microwave Symp. Dig.*, vol. 2, pp. 771-774, 2000.
- [2.38] F. Maricourt, and V. Dufossez, “High voltage 20 MHz video amplifier for IDTV sets,” *IEEE Trans. Consumer Electron.*, vol. 36, pp. 712-721, 1990.

- [2.39] P. Gaynor, and J. Skipwith, “A high voltage amplifier for use in medical applications of electroporation,” *Proc. IEEE Int. Electronic Design, Test and Applications*, pp. 483-485, 2002
- [2.40] M.H. Ohsato, H. Ohguchi, T. Shimizu, G. Kimura, and H. Takagi, “New type of ballast for HID lamps using distributed constant line,” *Proc. IEEE Int. Power Conversion Conf.*, vol. 2, pp. 987-990, 1997.
- [2.41] M. J. Barnes, and G. D. Wait, “Design for a FET based 1 MHz, 10 kV pulse generator,” *Proc. IEEE Int. Pulsed Power Conf.*, vol. 2, pp. 1335-1314, 1995.

Chapter 3

- 
- [3.1] T. Fukai, Y. Nakahara, M. Terai, S. Koyama, Y. Morikuni, T. Suzuki, M. Nagase, A. Mineji, T. Matsuda, T. Tamura, F. Koba, T. Onoda, Y. Yamada, M. Komori, Y. Kojima, Y. Yama, M. Ikeda, T. Kudoh, T. Yamamoto, and K. Imai, “A 65 nm-node CMOS technology with highly reliable triple gate oxide suitable for power-considered system-on-a-chip,” *Symp. on VLSI technology*, pp. 83-84, 2003.
- [3.2] S. Subbanna, G. Freeman, D. Ahlgren, D. Greenberg, D. Harame, J. Dunn, D. Herman, B. Meyerson, Y. Greshishchev, P. Schvan, D. Thornbery, G. Sakamoto, and R. Tayrani, “Integration and design issues in combining very-high-speed silicon-germanium bipolar transistors and ULSI CMOS for system-on-a-chip applications,” *IEEE IEDM Tech. Dig.*, pp. 845-848, 1999.
- [3.3] K. Imai, K. Yamaguchi, T. Kudo, N. Kimizuka, H. Onishi, A. Ono, Y. Nakahara, Y. Goto, K. Noda, S. Masuoka, S. Ito, K. Matsui, K. Ando, E. Hasegawa, T. Ohashi, N. Oda, K. Yokoyama, T. Takewaki, S. Sone, and T. Horiuchi, “CMOS device optimization for system-on-a-chip applications,” *IEEE IEDM Tech. Dig.*, pp. 455-458, 2000.

- [3.4] T. Sakamoto, T. Yamada, M. Mukuno, Y. Matsushita, Y. Harada, and H. Yasuura, “Power analysis techniques for SOC with improved wiring models” *Proc. Int. Symp. Low Power Elec. and Design (ISLPED)*, pp. 259-262, 2002.
- [3.5] Y. S. Huang, B. J. Baliga, S. Tandon, and A. Reisman, “Comparison of DI and JI lateral IGBTs,” *IEEE Proc. ISPSD*, pp. 40-43, 1992.
- [3.6] S. Sridhar, Y. S. Huang, and B. J. Baliga, “Dielectrically isolated lateral high voltage P-i-N rectifiers for power ICs,” *IEEE IEDM Tech. Dig.*, pp. 245-248, 1992.
- [3.7] E. Arnold, T. Letavic, S. Merchant, and H. Bhimnathwala, “High-temperature performance of SOI and bulk-silicon RESURF LDMOS transistors,” *IEEE Proc. ISPSD*, pp. 83-96, 1996.
- [3.8] D. Disney, and J. Plummer, “Fast switching LIGBT devices fabricated in SOI substrates,” *IEEE Proc. ISPSD*, pp. 48-51, May, 1992.
- [3.9] M. Imam, Z. Hossain, M. Quddus, J. Adams, C. Hoggatt, T. Ishiguro, and R. Nair, “Design and optimization of double-RESURF high-voltage lateral devices for a manufacturable process,” *IEEE Trans. on Elec. Dev.*, vol. 50, pp. 1697-1700, 2003.
- [3.10] R. Stengl, and E. Falck, “Surface breakdown and stability of high-voltage planar junctions,” *IEEE Trans. on Elec. Dev.*, vol. 38, pp. 2181-2188, 1991.
- [3.11] J. R. Schwank, V. Ferlet-Cavrois, M. R. Shaneyfelt, P. Paillet, and P. E. Dodd, “Radiation effects in SOI technologies,” *IEEE Trans. on Nuclear Science*, vol. 50, pp. 522-538, 2003.
- [3.12] S. Matsumoto, T. Yachi, H. Horie, and Y. Arimoto, “A novel high-speed quasi SOI power MOSFET with suppressed parasitic bipolar effect fabricated by reversed silicon wafer direct bonding,” *IEEE IEDM Tech. Dig.*, pp. 949-951, 1996.
- [3.13] L. T. Su, J. B. Jacobs, J. E. Chung, and D. A. Antoniadis, “Short-channel effects


- in deep-submicrometer SOI MOSFETs," *IEEE Int. SOI Conf.*, pp. 112-113, 1993.
- [3.14] S. Veeraraghavan, and J. G. Fossum, "Short-channel effects in SOI MOSFETs," *IEEE Trans. on Elec. Dev.*, vol. 36, pp. 522-528, 1989.
- [3.15] E. Suzuki, K. Ishii, S. Kanemaru, T. Maeda, T. Tsutsumi, T. Sekigawa, K. Nagai, and H. Hiroshima, "Highly suppressed short-channel effects in ultrathin SOI n-MOSFETs," *IEEE Trans. on Elec. Dev.*, vol. 47, pp. 354-359, 2000.
- [3.16] S. H. Renn, J. L. Pelloie, and F. Balestra, "Hot-carrier effects in deep submicron SOI MOSFETs," *IEEE Int. SOI Conf.*, pp. 60-61, 1996.
- [3.17] G. K. Celler, and A. Wittkower, "The mainstreaming of SOI," *IEEE proc. Int. Ion Implantation Technology*, pp. 637-640, 2002.
- [3.18] M. Fox, and J. S. Brodsky, "Effects of self-heating-induced negative output conductance in SOI circuits," *IEEE Proc. Int. SOI Conf.*, pp. 152-153, 1993.
- [3.19] R. J. T. Bunyan, "Self-heating effects in sub-micron SOI-MOSFETs," *IEE Colloquium on Sub-Micro VLSI Reliability*, pp. 4/1-4/4, 1992.
- [3.20] S. K. Chung, S. Y. Han, J. C. Shin, Y. I. Choi, and S. B. Kim, "An analytical Model for minimum drift region length of SOI RESURF diodes," *IEEE Elec. Dev. Letts.*, vol. 17, pp. 22-24, 1996.
- [3.21] F. Udrea, D. Garner, K. Sheng, A. Popescu, H. T. Lim, and V. I. Milne, "SOI power devices," *J. Electron. Commun. Eng.*, vol. 12, pp. 27-40, 2002.
- [3.22] B. J. Baliga, "An overview of smart power technology," *IEEE Trans. on Elec. Dev.*, vol. 38, pp. 1568-1575, 1991.
- [3.23] E. Arnold, "Silicon-on-insulator devices for high-voltage and power IC applications," *J. Electrochem. Soc.*, vol. 141, pp. 1983-1988, 1994.
- [3.24] R. Sunkavalli, B. J. Baliga, and Y. S. Huang, "High temperature performance of dielectrically isolated LDMOSFET, LIGBT and LEST," *IEEE IEDM Tech. Dig.*, pp. 683-686, 1993.

- [3.25] H. Heubrand, J. Serafin, M. Fullmann, and J. Korec, “Comparison of lateral EST and IGBT devices on SOI substrates,” *IEEE Proc. ISPSD*, pp. 264-268, 1993.
- [3.26] H. Sumida, A. Hirabayashi, and N. Kumagai, “The modified structure of the lateral IGBT on the SOI wafer for improving the dynamic latch-up characteristics,” *IEEE Trans. on Elec. Dev.*, vol. 42, pp. 367-370, 1995.
- [3.27] S. Merchant, E. Arnold, H. Baumgart, S. Mukherjee, H. Pein, and R. Pinker, “Realization of high breakdown voltage (>700 V) in thin SOI devices,” *IEEE Proc. ISPSD*, pp. 31-35, 1991.
- [3.28] S. Merchant, E. Arnold, H. Baumgart, R. Egloff, T. Letavic, S. Mukherjee, and H. Pein, “Dependence of breakdown voltage on drift length and buried oxide thickness in SOI RESURF LDMOS transistors,” *IEEE Proc. ISPSD*, pp. 124-128, 1993.
- [3.29] W. Tantraporn, and V. A. K. Temple, “Multiple-zone single-mask junction termination extension—a high-yield near-ideal breakdown voltage technology,” *IEEE Trans. on Elec. Dev.*, vol. 34, pp. 2200-2210, 1987.
- [3.30] R. Stengl, and U. Gosele, “Variation of lateral doping—a new concept to avoid high voltage breakdown of planar junctions,” *IEEE IEDM Tech. Dig.*, pp. 154-157, 1985.
- [3.31] X. B. Chen, B. Zhang, and Z. J. Li, “Theory of optimum design of reversed-biased p-n junctions using resistive field plates and variation lateral doping,” *Solid-State Electron.*, vol. 25, pp. 1365-1370, 1992.
- [3.32] R. Stengl, and E. Falck, “Surface breakdown and stability of high-voltage planar junctions,” *IEEE Trans. on Elec. Dev.*, vol. 38, pp. 2181-2188, 1991.
- [3.33] C. Harendt, U. Apel, T. Ifstrom, H. G. Graf, and B. Hofflinger, “Bonded wafer SOI smart power circuits in automotive applications,” *Proc. 2nd Int. Symp. on Semiconductor Wafer Bonding*, vol. 93-29, pp. 129, 1993.

- [3.34] H. Neubrand, R. Constapel, and R. Boot, “Thermal behaviour of lateral power devices on SOI substrates,” *IEEE Proc. ISPSD*, pp. 123-127, 1994.
- [3.35] Y. K. Leung, Y. Suzuki, K. E. Goodson, and S. S. Wong, “Self-heating effect in lateral DMOS on SOI,” *IEEE Proc. ISPSD*, pp. 136-139, 1995.
- [3.36] I. Omura, M. Yasuhara, A. Nakagawa, and Y. Suzuki, “Numerical analysis of SOI IGBT switching characteristics—switching speed enhancement by reducing the SOI thickness,” *IEEE Proc. ISPSD*, pp. 248-253, 1993.
- [3.37] A. Nakagawa, Y. Yamaguchi, T. Matsudi, and N. Yasuhara, “200 °C high temperature and high speed operation of 440 V lateral IGBT’s on 1.5 μm thick SOI,” *IEEE IEDM Tech. Dig.*, pp. 687-690, 1993.
- [3.38] S. Zhang, J. K. Sin, T. M. Lai, and P. K. Ko, “Numerical modeling of linear doping profiles for high-voltage thin-film SOI devices,” *IEEE Trans. on Elec. Dev.*, pp. 1036-1041, 1991.
- [3.39] Y. K. Leung, S. C. Kuehne, V. S. Huang, C. T. Nguyen, A. K. Paul, J. D. Plummer, and S. S. Wong, “Spatial temperature profiles due to nonuniform self-heating in LDMOS’s in thin SOI,” *IEEE Elec. Dev. Letts.*, pp. 13-15, 1997.
- [3.40] R. Sunkavalli, A. Tamba, and B. J. Baliga, “Step drift doping profile for high voltage DI lateral power devices,” *Proc. Int. SOI Conf.*, pp. 139-140, 1995
- [3.41] K. K. Young, “Short-channel effect in fully depleted SOI MOSFETs,” *IEEE Trans. on Elec. Dev.*, vol. 36, pp. 399-402, 1989.
- [3.42] Y. K. Leung, A. K. Paul, J. D. Plummer, S. S. Wong, “Lateral IGBT in thin SOI for high voltage, high speed power IC,” *IEEE Trans. on Elec. Dev.*, vol. 45, pp. 2251-2254, 1998.
- [3.43] W. Fulop, “Calculations of avalanche breakdown voltage of silicon p-n junctions,” *Solid-State Electron*, vol. 10, pp. 39-43. 1967.

Chapter 4

- [4.1] M. K. Hatalis, and D. W. Greve, “High-performance thin-film transistors in low-temperature crystallized LPCVD amorphous silicon films,” *IEEE Elec. Dev. Letts.*, vol. 8, pp. 361-364, 1987.
- [4.2] A. Mimura, N. Konishi, K. Ono, J. I. Ohwada, Y. Hosokawa, Y. Ono, T. Suzuki, K. Miyata, and H. Kawakami, “High performance low-temperature poly-Si n-channel TFTs for LCD,” *IEEE Trans. on Elec. Dev.*, vol. 36, pp. 351-359, 1989.
- [4.3] M. K. Hatalis, and D. W. Greve, “Large grain polycrystalline silicon by low temperature annealing of low-pressure chemical vapor deposited amorphous silicon films,” *J. Appl. Phys.*, vol. 63, pp. 2260-2266, 1988.
- [4.4] T. Kretz, R. Stroh, P. Legagneux, O. Huet, M. Magis, and D. Pribat, “Determination of crystallisation parameters of a-Si from in-situ conductance measurements and transmission electron microscopy analysis,” *Solid State Phenom.*, vol. 37-38, pp. 311-316, 1994.
- [4.5] K. Nakazawa, “Recrystallization of amorphous silicon films deposited by low pressure chemical vapor deposition from Si₂H₆ gas,” *J. Appl. Phys.*, vol. 69, pp. 1703-1706, 1991.
- [4.6] J. Stoemenos, N. A. Economou, L. Haji, M. Bonnel, N. Duhamel, and B. Loisel, “Microstructure of poly-Si obtained by rapid thermal annealing of amorphous silicon films,” *Solid State Phenom.*, vol. 37-38, pp. 287-292, 1994.
- [4.7] T. Sameshima, M. Hara, and S. Usui, “XeCl excimer laser annealing used to fabricate poly-Si TFT's,” *Jpn. J. Appl. Phys.*, vol. 28, pp. 1789-1793, 1989.
- [4.8] K. Sera, F. Okumura, H. Uchida, S. Itoh, S. Kaneko, and K. Hotta, “High performance TFTs fabricated by XeCl excimer laser annealing of hydrogenated amorphous-silicon film,” *IEEE Trans. on Elec. Dev.*, vol. 36, pp. 2868-2872, 1989.

- [4.9] R. Z. Bachrach, K. Winer, J. B. Boyce, S. E. Ready, R. I. Johnson, and G. B. Anderson, “Low temperature crystallization of amorphous silicon using an excimer laser,” *J. Electron. Mater.*, vol. 19, pp. 241-248, 1990.
- [4.10] H. Hayashi, M. Kunii, N. Suzuki, Y. Kanaya, M. Kuki, M. Minegishi, T. Urazono, M. Fujino, T. Noguchi, and M. Yamazaki, “Fabrication of low-temperature bottom-gate poly-Si TFTs on large-area substrate by linear-beam excimer laser crystallization and ion doping method,” *IEEE IEDM Tech. Dig.*, pp. 829-832, 1995.
- [4.11] K. Shimizu, H. Horoya, O. Sugiura, and M. Matsumura, “High-mobility bottom-gate thin-film transistors with laser-crystallized and hydrogen radical annealed polysilicon films,” *Jpn. J. Appl. Phys.*, vol. 30, pp. 3704-3709, 1991.
- [4.12] S. D. Brotherton, D. J. Mc Culloch, J. B. Clegg, and J. P. Gowers, “Excimer laser-annealed poly-Si thin-film transistors,” *IEEE Trans. on Elec. Dev.*, vol. 40, pp. 407-413, 1993.
- 
- [4.13] M. O. Thomson, G. J. Galvin, J. W. Meyer, P. S. Peercy, J. M. Poate, D. C. Jacobson, A. G. Cullis, and N. G. Chew, “Melting temperature and explosive crystallization of amorphous silicon during pulsed laser irradiation,” *Phys. Rev. Lett.*, vol. 52, pp. 2360-2363, 1984.
- [4.14] M. Cao, S. Talwar, K. J. Kramer, T. W. Sigmon, and K. C. Saraswat, “A high-performance polysilicon thin-film transistor using XeCl excimer laser crystallization of pre-patterned amorphous Si films,” *IEEE Trans. on Elec. Dev.*, vol. 43, pp. 561-567, 1996.
- [4.15] H. Kuriyama, T. Nohda, Y. Aya, T. Kuwahara, K. Wakisaka, S. Kiyama, and S. Tsuda, “Comprehensive study of lateral grain growth in poly-Si films by excimer laser annealing and its application to thin film transistors,” *Jpn. J. Appl. Phys.*, vol. 33, pp. 5657-5662, 1994.

- [4.16] T. Sameshima, A. Kohno, M. Sekiya, M. Hara, and N. Sano, “SiO₂ formation by thermal evaporation of SiO in oxygen atmosphere used to fabrication of high performance polycrystalline silicon thin film transistors,” *Appl. Phys. Lett.*, vol. 64, pp. 1018-1020, 1994.
- [4.17] T. Ungami, and B. Tsujiyama, “High-voltage Polycrystalline-silicon TFT for Addressing Electroluminescent Devices,” *Proc. SID Dig.*, pp. 117-121, 1982.
- [4.18] T. C. Chuang, I. W. Wu, T. Y. Huang, and A. Chiang, “Page-wide high-voltage polysilicon TFT array for electronic printing,” *Proc. SID Dig.*, pp. 508-511, 1990.
- [4.19] T. Ungami, and B. Tsujiyama, “High voltage silicon thin film transistors on quartz,” *IEEE Elec. Dev. Letts.*, vol. 3, pp. 167-168, 1982.
- [4.20] R. Pennel, R. Catero, and S. Lovelis, “Fabrication of high voltage polysilicon TFTs on an insulator,” *J. Electrochem. Soc.*, vol. 133, pp. 2358-2361, 1986.
- [4.21] K. Tanaka, H. Arai, and S. Khoda, “Characteristics of offset structure polycrystalline silicon thin film transistors,” *IEEE Elec. Dev. Letts.*, vol. 9, pp. 23-25, 1988.
- [4.22] T. Y. Huang, A. G. Lewis, A. G. Chiang, I. W. Wu, and M. Koyanagi, “A new implant through-contact method for fabricating high voltage TFT’s,” *IEEE Elec. Dev. Letts.*, vol. 9, pp. 347-349, 1988.
- [4.23] T. Y. Huang, I. W. Wu, A. G. Lewis, A. Chiang, and R. H. Bruce, “A simpler 100-V polysilicon TFT with improved turn-on characteristics,” *IEEE Elec. Dev. Letts.*, vol. 11, pp. 244-246, 1990
- [4.24] Y. Uemoto, E. Fujii, and K. Senda, “A high-voltage polysilicon TFT with multigate structures,” *IEEE Trans. on Elec. Dev.*, vol. 38, pp. 59-100, 1991.
- [4.25] F. J. Clough, E. M. S. Narayanan, Y. Chen, and W. I. Milne, “Polycrystalline silicon thin film transistor thin film transistor incorporating a semi-insulating field plate for high voltage circuitry on glass,” *Appl. Phys. Lett.*, vol. 71, pp. 2002-2004,

1997.

- [4.26] Adiaan W. Ludikhuize, “A review of RESURF technology,” *IEEE Proc. ISPSD*, pp. 11-17, 2000.
- [4.27] C. W. Lin, C. H. Tseng, T. K. Chang, Y. H. Chang, F. T. Chu, C. W. Lin, W. T. Wang, and H. C. Cheng, “An investigation of bias temperature instability in hydrogenated low-temperature polycrystalline silicon thin film transistors,” *Jpn. J. Appl. Phys.*, vol. 41, pp. 5517-5522, 2002.
- [4.28] C. V. Thompson, and H. I. Smith, “Surface-energy-driven secondary grain growth in ultrathin (<100 nm) films of silicon,” *Appl. Phys. Lett.*, vol. 44, pp. 603-605, 1984.
- [4.29] C. V. Thompson, “Secondary grain growth in thin films of semiconductors: Theoretical aspects ,” *J. Appl. Phys.*, vol. 58, pp. 763-772, 1985.
- [4.30] H. J. Kim, and C. V. Thompson, “The effects of dopants on surface-energy-driven secondary grain growth in silicon films,” *J. Appl. Phys.*, vol. 67, pp. 757-767, 1990.
- [4.31] H. J. Kim, and C. V. Thompson, “Compensation of grain growth enhancement in doped silicon films,” *Appl. Phys. Lett.*, vol. 48, pp. 399-401, 1986.
- [4.32] S. S. Bhattacharya, S. K. Banerjee, B.-Y. Nguyen, and P. J. Tobin, “Temperature dependence of the anomalous leakage current in polysilicon-on-insulator MOSFET’s,” *IEEE Trans. on Elec. Dev.*, vol. 41, pp. 221-227, 1994.
- [4.33] Keiji Tanaka, Hitoshi Arai, and Shigeto kohda, “Characteristics of offset structure polycrystalline-silicon thin-film transistors,” *IEEE Elec. Dev. Letts.*, vol. 9, pp. 23-25, 1988.
- [4.34] I. W. Wu, T. Y. Huang, W. B. Jackson, A. G. Lewis, and A. Chiang, “Passivation kinetics of two types of defects in polysilicon TFT by plasma hydrogenation,” *IEEE Elec. Dev. Letts.*, vol. 12, pp. 181-183, 1991.

- [4.44] G. A. Armstrong, S. Uppal, S. D. Brotherton, and J. R. Ayres, “Modeling of laser-annealed polysilicon TFT characteristics,” *IEEE Elec. Dev. Letts.*, vol. 18, pp. 315-318, 1997.
- [4.45] J. Jomaah, G. Ghibaudo, and F. Balestra, “Analysis and modeling of self-heating effects in thin-film SOI MOSFETs as a function of temperature,” *Solid-State Electron*, vol. 38, pp. 615-618, 1995.
- [4.46] M. Berger, and Z. Chai, “Estimation of heat transfer in SOI-MOSFETs,” *IEEE Trans. on Elec. Dev.*, vol. 38, pp. 871-875, 1991.
- [4.47] F. J. Clough, E. M. S. Narayanan, Y. Chen, W. Eccleston, and W. I. Milne, “ Polycrystalline silicon thin film transistor incorporating a semi-insulating field plate for high voltage circuitry on glass,” *Appl. Phys. Letts.*, vol. 71, pp. 2002-2004, 1997.
- [4.48] C. W. Lin, M. Z. Yuang, C. C. Yeh, L. J. Cheng, T. Y. Huang, H. C. Cheng, H. C. Lin, T. S. Chao, and C. Y. Chang, “Effects of plasma treatments, substrate types, and crystallization methods on performance and reliability of low temperature polysilicon TFTs,” *IEEE IEDM Tech. Dig.*, pp. 305-308, 1999.
- [4.49] M. Kimura, R. Nozawa, S. Inoue, T. Sfimoda, B. O. K. Lui, S. W.-B. Tam, and P. Migliorato, “Extraction of trap states at the oxide-silicon interface and grain boundary for polycrystalline silicon thin-film transistors,” *Jpn. J. Appl. Phys.*, vol. 40, pp. 5227-5236, 2001.
- [4.50] G. Fortunato, “Polycrystalline silicon thin-film transistors: a continuous evolving technology,” *Thin Solid Films*, vol. 296, pp. 82-90, 1997.

Chapter 5


- [5.1] T. C. Chuang, I. W. Wu, T. Y. Huang, and A. Chiang, “Page-wide high-voltage polysilicon TFT array for electronic printing,” *Proc. SID Dig.*, pp. 508-511, 1990.
- [5.2] T. Ungami, and O. Kogure, “High-voltage TFT fabricated in recrystallized polycrystalline silicon,” *IEEE Trans. on Elec. Dev.*, vol. 35, pp. 314-319, 1988.
- [5.3] M. Mugnier, S. K. Manhas, D. Chandra Sekhar, S. Kirishnan, R. Cross, E. M. Sankara Narayanan, M. M. De Souza, D. Flores, M. Vellvehi, and J. Millan, “Degradation behaviour of polysilicon high voltage thin film transistors,” *IEEE Proc. IPFA*, pp. 219-222, 2000.
- [5.4] Y. Z. Xu, R. Cross, M. Manhas, F. J. Clough, M. M. DeSouza, E. M. S. Narayanan, D. Flores, J. Rebello, M. Vellvehi, and J. Millan, “High voltage polycrystalline thin-film transistors with variable doping slots in the offset region,” *Appl. Phys. Letts.*, vol. 80, pp 2192-2194, 2002.
- [5.5] G. Fortunato, “Polycrystalline silicon thin-film transistors: a continuous evolving technology,” *Thin Solid Films*, vol. 296, pp. 82-90, 1997.
- [5.6] Adiaan W. Ludikhuize, “A review of RESURF technology,” *IEEE Proc. ISPSD*, pp. 11-22, 2000.
- [5.7] Y. Morita, and T. Noguchi, “UV pulsed laser annealing of Si⁺ implanted silicon film and low-temperature super-thin film transistors,” *Jpn. J. Appl. Phys.*, vol. 28, pp. L309-L311, 1989.
- [5.8] K. Winer, G. B. Andersn, S. E. Ready, R. Z. Bachrach, R. I. Johnson, F. A. Ponce, and J. B. Boyce, “Excimer-laser-induced crystallization of hydrogenated amorphous silicon,” *Appl. Phys. Lett.*, vol. 57, pp. 2222-2224, 1990.
- [5.9] R. Z. Bachrach, K. Winer, J. B. Boyce, S. E. Ready, R. I. Johnson, and G. B. Anderson, “Low temperature crystallization of amorphous silicon using an excimer laser,” *J. Electron. Mater.*, vol. 19, pp. 241-248, 1990.
- [5.10] T. Sameshima, M. Hara, and S. Usui, “Measuring the temperature of a quartz

- substrate during and after the pulsed laser-induced crystallization of a-Si:H," *Jpn. J. Appl. Phys.*, vol. 28, pp. L2131-L2133, 1989.
- [5.11] Hiroyuki Kuriyama, Seiichi Kiyama, Shigeru Noguchi, Takashi Kuwahara, Satoshi Ishida, Tomoyuki Nohda, Keiichi Sano, Hiroshi Iwata, Shinya Tsuda, and Shoichi Nakano, "High mobility polycrystalline poly-Si by a new excimer laser annealing method for large area electronics," *IEEE IEDM Tech. Dig.*, pp. 563-566, 1991.
- [5.12] Fang-Long Chang, Ming-Jang Lin, C.W. Liaw, and Huang-Chung Cheng, "Low-Temperature Power Device: A New Poly-Si High-Voltage LDMOS with Excimer Laser Crystallization," *IEEE Elec. Dev. Letts.*, vol. 25, pp. 547-549, 2004.
- [5.13] Angel Rodriguez, Eugenio G. Moreno, Hugo Pattyn, Johan F. Nijs, and Robert P. Mertens, "High-voltage TFT fabricated in recrystallized polycrystalline silicon," *IEEE Trans. on Elec. Dev.*, vol. 40, pp. 938-943, 1993.
- [5.14] Keiji Tanaka, Hitoshi Arai, and Shigeto Kohda, "Characteristics of offset -structure polycrystalline-silicon thin-film transistors," *IEEE Elec. Dev. Letts.*, vol. 9, pp. 23-25, 1988.
- [5.15] M. Kimura, R. Nozawa, S. Inoue, T. Sfimoda, B. O. K. Lui, S. W. B. Tam, and P. Migliorato, "Extraction of Trap States at the Oxide-Silicon Interface and Grain Boundary for Polycrystalline Silicon Thin-Film Transistors," *Jpn. J. Appl. Phys.*, vol. 40, pp. 5227-5236, 2001.
- [5.16] I. W. Wu, A. G. Lewis, T. Y. Huang, W. B. Jackson, and A. Chiang, "Mechanism and device variation of leakage current in polysilicon thin film transistors," *IEEE IEDM Tech. Dig.*, pp. 867-870, 1990.
- [5.17] ATHENA/ATLAS User Manual. Santa Clara, CA: Silvaco Int., 1998.
- [5.18] TSUPREM4/MEDICI User Manual of Version 4.1, Technology Modeling Assoc.,

Palo Alto, CA.

- [5.19] Kazuhiro Shimizu, Osamu Sugiura, and Masakiyo Matsumura, “High-mobility poly-Si thin-film transistors fabricated by a novel excimer laser crystallization method,” *IEEE Trans. on Elec. Dev.*, vol. 46, pp. 112-117, 1999.
- [5.20] R. Stengl, and E. Falck, “Surface breakdown and stability of high-voltage planar junctions,” *IEEE Trans. Electron Dev.*, vol. 38, pp. 2181-2188, 1991.
- [5.21] D. J. Fitzgerald, and A. S. Grove, “Mechanisms of channel current formation in silicon p-n junctions,” *Phys. Failure Electron.*, vol. 4, pp. 315-332, 1966.

Chapter 6

- 
- [6.1] E. Arnold, H. Pein, and S. Herko, “Comparison of self-heating effects in bulk-Si and SOI high-voltage devices,” *IEEE IEDM Tech. Dig.*, pp. 813-816, 1994.
 - [6.2] L. T. Su, K. E. Goodson, D. A. Antoniadis, M. I. Flik, and J. E. Chung, “Measurement and modeling of self-heating effects in SOI NMOSFETs,” *IEEE IEDM Tech. Dig.*, p. 357, 1992.
 - [6.3] L. J. McDaid, S. Hall, P. H. Mellor, and W. Eccleston, “Physical origin of negative differential resistance in SOI transistors,” *IEEE Elec. Dev. Letts.*, vol. 25, pp. 827-828, 1989.
 - [6.4] K. E. Goodson, and M. I. Flik, “Effect of microscale thermal conduction on the packing limit of silicon-on-insulator electronic devices,” *IEEE Trans. Components, Hybrids, Manufacturing Technol.*, vol. 15, pp. 715-722, 1992.
 - [6.5] J. B. McKitterick, “Very thin silicon-on-insulator devices for CMOS at 500 °C,” *Trans. Int. High Temperature Electron. Conf.*, 1991, pp. 37-41.
 - [6.6] D. Flandre, A. Terao, P. Francis, B. Gentinne, and J. P. Colinge, “Demonstration of

the potential of accumulation-mode MOS transistors on SOI substrates for high-temperature operation (150-300 °C)," *IEEE Elec. Dev. Letts.*, vol. 14, pp. 10-12, 1993.

- [6.7] S. M. Tyson, and R. R. Grzybowski, "High temperature characteristics of silicon-on-insulator and bulk silicon devices to 500 °C," *Trans. Int. High-Temperature Elec. Conf.*, pp. 9-13, 1994.
- [6.8] A. Nakagawa, Y. Yamaguchi, T. Matsudai, and N. Yasuhara, "200 °C high-temperature and high-speed operation of 440 V lateral IGBT's on 1.5- μ m thick SOI," *IEEE IEDM Tech. Dig.*, pp. 687-690, 1993.
- [6.9] R. Constapel, and J. Korec, "Forward blocking characteristics of SOI power devices at high temperatures," *IEEE Proc. ISPSD*, pp. 117-121, 1994.
- [6.10] J. C. Tsang, J. B. McKitterick, J. A. Zolnier, and J. M. O'Connor, "A 90 V breakdown high temperature SOI lateral power nMOSFET," *High Temperature Electronics Conf.*, pp. 215-218, 1998.
- [6.11] E. Arnold, "Silicon-on-insulator devices for high voltage and power IC applications," *J. Electrochem. Soc.*, vol. 141, pp. 1983-1988, 1994.
- [6.12] S. Merchant, E. Arnold, and M. Simpson, "Tunneling in thin SOI high voltage devices," *IEEE Proc. ISPSD*, pp. 130-135, 1995.
- [6.13] G. Groeseneken, J. P. Colinge, H. E. Maes, J. C. Alderman, and S. Holt, "Temperature dependence of threshold voltage in thin-film SOI MOSFET's," *IEEE Elec. Dev. Letts.*, vol. 11, pp. 329-331, 1990.
- [6.14] J. S. Park et al., "Effect of temperature and electrical stress on the characteristics of amorphous silicon thin film transistors," *Proc. Mat. Res. Soc. Conf.*, vol. 219, 991, p. 345.
- [6.15] G. E. Possin, "High temperature off current in a-Si TFTs—effects of process and structure," *Proc. Mat. Res. Soc. Conf.*, vol. 219, p. 327, 1991.

- [6.16] R. S. Mueller, and T. S. Kamins, *Device Electronics for Integrated Circuits*, 2nd ed. New York: Wiley, 1986, p. 56.
- [6.17] N. D. Arora, and G. Sh. Gildenblat, “A semi-empirical model of the MOSFET inversion layer mobility for low-temperature operation,” *IEEE Trans. on Elec. Dev.*, vol. 34, pp. 89-93, 1987.
- [6.18] D. Hodges, and H. Jackson, *Analysis and Design of Digital Integrated Circuits*. New York: McGraw-Hill, pp. 58-59, 1983.
- [6.19] G. Baccarini, A. M. Mazzoni, and C. Morandi, “The diffuse scattering model of effective mobility in the strongly inverted layer of MOS transistors,” *Solid-State Electron.*, vol. 17, pp. 785-788, 1974.
- [6.20] G. Baccarani, B. Ricco, and G. Spadini, “Transport properties of polycrystalline silicon films,” *J. Appl. Physics*, vol. 49, pp. 5565-5570, 1978.
- [6.21] J. Levinson, F. R. Shepherd, P. J. Shepherd, W. D. Westwood, G. Este, and M. Rider, “Conductivity behavior in polycrystalline semiconductor thin film transistors,” *J. Appl. Physics*, vol. 53, pp. 1193-1202, 1982.
- [6.22] John Y. W. Seto, “The electrical properties of polycrystalline silicon films,” *J. Appl. Physics*, vol. 46, pp. 5747-5254, 1975.
- [6.23] M. Kimura, R. Nozawa, S. Inoue, T. Sfimoda, B. O.-K. Lui, S. W.-B. Tam, and P. Migliorato, “Extraction of trap states at the oxide-silicon interface and grain boundary for polycrystalline silicon thin-film transistors,” *Jpn. J. Appl. Phys.*, vol. 40, pp. 5227-5236, 2001.
- [6.24] S. M. Sze, *Physics of Semiconductor Devices*, 2nd ed. New York, pp. 106-107, 1981.
- [6.25] E. Arnold, T. Letavic, and H. Bhimnathwala, “High-temperature off-set characteristics of thin-SOI power devices,” *IEEE Elec. Dev. Letts.*, vol. 17, pp. 557-559, 1996.

Chapter 8

- [8.1] J. Ohwada, M. Takabatake, Y. A. Ono, A. Mimura, K. Ono, and N. Konish, “Peripheral circuit integrated poly-Si TFT LCD with gray scale representation,” *IEEE Trans. on Elec. Dev.*, vol. 36, pp. 1923-1928, 1989.
- [8.2] M. Kinugawa, M. Kakumu, T. Yoshida, T. Nakayama, S. Morita, K. Kubota, F. Matsuoka, H. Oyamatsu, K. Ochiai, and K. Maeguchi, “TFT (thin film transistor) cell technology for 4 Mbit and more high density SRAMs,” *Symp. VLSI Technol.*, pp. 23-24, 1990.
- [8.3] L. Lorenz, G. Deboy, A. Knapp, and M. Marz, “COOLMOSTM-a new milestone in high voltage power MOS,” *IEEE Proc. ISPSD*, pp. 3-10, 1999.
- [8.4] Xin Yang, Y. C. Liang, G. S. Samudra, and Yong Liu, “Tunable oxide-bypassed trench gate MOSFET: breaking the ideal superjunction MOSFET performance line at equal column width,” *IEEE Elec. Dev. Letts.*, vol. 24, pp. 704-706, 2003.
- [8.5] H. P. Xu, V. W. Y. Ma, I. S. M. Sun, W. T. Ng, and Y. C. Liang, “Superjunction LDMOS with drift region charge-balanced by distributed hexagon P-islands,” *IEEE Elec. Dev. And Solid-State Circuits*, pp. 313-316, 2003.
- [8.6] Y. C. Liang, K. P. Gan, and G. S. Samudra, “Oxide-bypassed VDMOS (OBVDMOS): an alternative to superjunction high voltage MOS power devices,” *IEEE Elec. Dev. Letts.*, vol. 22, pp. 407-409, 2001.
- [8.7] P. H. Kondekar, H. S. Oh, and Y. B. Cho, and Y. B. Kim, “The effect of static charge imbalance on the on state behavior of the superjunction power MOSFET: CoolMOS,” *IEEE Power Elec. and Drive Systems*, vol. 1, pp. 77-80, 2003.
- [8.8] X. B. Chen, and Johnny K. O. Sin, “Optimization of the specific on-resistance of the COOLMOSTM,” *IEEE Trans. on Elec. Dev.*, vol. 48, pp. 344-348, 2001.
- [8.9] T. Y. Huang, I. W. Wu, A. G. Lewis, A. Chiang, and R. H. Bruce, “A simpler

- 100-V polysilicon TFT with improved turn-on characteristics,” *IEEE Elec. Dev. Letts.*, vol. 11, pp. 244-246, 1990.
- [8.10] T. Y. Huang, A. G. Lewis, A. Chiang, I. W. Wu, and R. H. Bruce, “Comparisons of implant-through-contact and conventional high-voltage TFTs,” *IEEE SOS/SOI Tech.*, p. 38, 1988.
- [8.11] T. Y. Huang, I. W. Wu, A. G. Lewis, A. Chiang, and R. H. Bruce, “Polysilicon thin film transistors with field-plate-induced drain junction for both high-voltage and low-voltage applications,” *IEEE SOS/SOI Tech.*, pp. 177-178, 1990.
- [8.12] H. C. Lin, C. Y. Lin, K. L. Yeh, R. G. Huang, M. F. Wang, C. M. Yu, T. Y. Huang, and S. M. Sze, “A novel implantless MOS thin-film transistor with simple processing, excellent performance and ambipolar operation capability,” *IEEE IEDM Tech. Dig.*, pp. 857-859, 2000.
- [8.13] F. J. Clough, Y. Chen, E. M. S. Narayanan, W. Eccleston, and W. I. Milne, “A novel thin film transistor for high voltage circuitry on glass,” *IEEE Proc. ISPSD*, pp. 321-324, 1997.
- [8.14] K. P. Kumar, K. O. Sin, Man Wong, and M. C. Poon, “A conductivity modulated polysilicon thin-film transistor,” *IEEE Elec. Dev. Letts.*, vol. 16, pp. 521-523, 1995.
- [8.15] Chunxiang Zhu, K. O. Sin, and W. T. Ng, “Characteristics of p-channel polysilicon conductivity modulated thin-film transistors,” *IEEE Trans. on Elec. Dev.*, vol. 46, pp. 1406-1410, 1999.
- [8.16] X. Z. Xu, F. J. Clough, E. M. S. Narayanan, Y. Chen, and W. I. Milne, “A conductivity modulated high voltage polycrystalline silicon thin film transistor with improved on state and transient performance,” *IEEE IEDM Tech. Dig.*, pp. 273-276, 1998.
- [8.17] R. Saito, Y. Kondo, Y. Koike, K. Okamoto, T. Suzumura, and T. Abe, “Nobel high

- thermal conductivity, low thermal expansion Cu-Cu₂O composite base plate technology for power module application," *IEEE Proc. ISPSD*, pp. 51-54, 2001.
- [8.18] C. W. Lin, L. J. Cheng, Y. L. Lu, Y. S. Lee, and H. C. Cheng, "High-performance low-temperature poly-Si TFTs crystallized by excimer laser irradiation with recessed-channel structure," *IEEE Elec. Dev. Letts.*, vol. 22, pp. 269-271, 2001.
- [8.19] D. H. Choi, K. Shimizu, O. Sugiura, and M. Matsumura, "Drastic Enlargement of Grain Size of Excimer-Laser-Crystallized Polysilicon Films," *Jpn. J. Appl. Phys.*, vol. 31, pp. 4545-4549, 1992.
- [8.20] Akito Hara, and Nobuo Sasaki, "Control of Nucleation and Solidification Direction of Polycrystalline Silicon by Excimer Laser Irradiation," *Jpn. J. Appl. Phys.*, vol.39, pp. L1-L4, 2000.
- [8.21] .M. A. Crowder, P. G. Carey, P. M. Smith, R. S. Sposili, H. S. Cho, and J. S. Im, "Low-temperature single-crystal Si TFTs fabricated on Si films processed via sequential lateral solidification," *IEEE Elec. Dev. Letts.*, vol. 19, pp. 306-308, 1998.
- [8.22] Y. H. Kim, C. Y. Sohn, J. W. Lim, S. J. Yun, C. S. Hwang, C. H. Chung, Y. W. Ko, and J. H. Lee, "High-Performance ultralow-temperature polycrystalline silicon TFT using sequential lateral solidification," *IEEE Elec. Dev. Letts.*, vol. 25 , pp. 550-552, 2004.
- [8.23] M. A. Crowder, A. T. Voutsas, S. R. Droes, M. Moriguchi, and Y. Mitani, "Sequential lateral solidification processing for polycrystalline Si TFTs," *IEEE Trans. on Elec. Dev.*, vol. 51, pp. 560-568, 2004.
- [8.24] J. Y. Park, H. H. Park, K. Y. Lee, and H. K. Chung, "Design of sequential lateral solidification crystallization method for low temperature poly-Si thin film transistors," *Jpn. J. Appl. Phys.*, vol. 43, pp.1280-1286, 2004.
- [8.25] R. Carluccio, J. Stoemenos, G. Fortunato, D. B. Meakin, and M. Bianconi,

- “Microstructure of polycrystalline silicon films obtained by combined furnace and laser annealing,” *Appl. Phys. Lett.*, vol. 66, pp. 1394-1396, 1995.
- [8.26] N. Sasaki, A. Hara, F. Takeuchi, Y. Mishima, T. Kakehi, K. Yoshino, and M. Takei, “ High through CW-laser lateral crystallization for low-temperature poly-Si TFTs and fabrication of 16 bit SRAMs and 270 MHz shift registers,” *Proc. SID Dig.*, pp. 154-157, 2002.
- [8.27] M. Hatano, T. Shiba, and M. Ohkura, “Selectively enlarging laser crystallization for high and uniform performance poly-Sii TFTs,” *Proc. SID Dig.*, pp. 158-161, 2002.
- [8.28] J. A. Powell, “Silicon Carbide, a high temperature semiconductor,” *CECON*, pp. 28-32, 1983.
- [8.29] J. A. Powell, and L. G. Matus, “Recent Development in SiC (USA),” *Springer Proc. in Physics*, vol. 34, pp. 2-12, 1989.
- [8.30] L. G. Matus, J. A. Powell, and C. S. Salupo, “High-voltage 6H-SiC p-n junction diodes,” *Appl. Phys. Lett.*, vol. 59, pp. 1770-1772, 1991.
- [8.31] M. Miura, S. Nakamura, J. Suda, T. Kimoto, and H. Matsunami, “Fabrication of SiC lateral super junction diodes with multiple stacking p- and n-layers,” *IEEE Elec. Dev. Letts.*, vol. 24, pp. 321-323, 2003.
- [8.32] L. Lorenz, “New power semiconductor components for future innovative high frequency power converters,” *IEEE Indust. Appl. Conf.*, vol. 2, pp. 1173 -1177, 2003.
- [8.33] L. Lorenz, and H. Mitlehner, “Key power semiconductor device concepts for the next decade,” *IEEE Indust. Appl. Conf.*, vol. 1, pp. 564-569, 2002.
- [8.34] Z. A. Shafi, I. R. C. Post, J. Whitehurst, P. Wensley, P. Ashburn, P. B. Moynagh, and G. R. Booker, “Poly-crystalline silicon-carbide (SiCarb) emitter bipolar transistors,” *Proc. Bipolar Circuits and Technology Meeting*, pp. 67-70, 1991.

- [8.35] A. Azzam Yasseen, C. A. Zorman, and M. Mehregany, “Surface micromachining of polycrystalline SiC films using microfabricated molds of SiO_2 and polysilicon,” *J. Microelectromechanical Sys.*, vol. 8, pp. 237-242, 1999.
- [8.36] S. E. Schulz, K. Schulze, J. Matusche, U. Schmidt, and T. Gessner, “Effect of PECVD SiC and SiCN cap layer deposition on mesoporous silica ultra low k dielectric films,” *IEEEI/SEMI*, pp. 131-132, 2003.
- [8.37] F. S. Hickernell, T. S. Hickernell, and M. Liaw, “The acoustic properties of PECVD thin-film silicon carbide,” *IEEE Ultrasonic Symp.*, vol. 1, pp. 273-275, 1993.
- [8.38] Y. H. Shing, F. S. Pool, and J. M. Essick, “Material properties and device evaluations of ECR-deposited a-Si:H and a-SiC:H films,” *IEEE Photovoltaic Specialists Conf.*, vol. 2, pp. 1302-1306, 1991.
- [8.39] Y. H. Shing, and F. S. Pool, “Silicon carbon alloy thin film depositions using electron cyclotron resonance microwave plasmas,” *IEEE Photovoltaic Specialists Conf.*, vol. 2, pp. 1574-1578, 1990.
- [8.40] S. F. Yoon, and J. Ahn, and W. I. Milne, “Deposition of carbon-rich a-SiC:H films by the electron cyclotron resonance plasma CVD method,” *IEEE Proc. ICSE*, pp. 244-251, 1996.
- [8.41] Zhonghe Jin, H. S. Kwok, and Man Wong, “High-performance polycrystalline SiGe thin-film transistors using Al_2O_3 gate insulators,” *IEEE Elec. Dev. Letts.*, vol. 19, pp. 502-504.
- [8.42] V. Subramanian, and K. C. Saraswat, “Optimization of silicon-germanium TFT's through the control of amorphous precursor characteristics,” *IEEE Trans. on Elec. Dev.*, vol. 45, pp. 1690-1695, 1998.
- [8.43] T. J. King, and K. C. Saraswat, “Polycrystalline silicon-germanium thin-film transistors,” *IEEE Trans. on Elec. Dev.*, vol. 41, pp. 1581-1591, 1994.

- [8.44] T. J. King, J. P. McVittie, K. C. Saraswat, and J. R. Pfiester, "Electrical properties of heavily doped polycrystalline silicon-germanium films," *IEEE Trans. on Elec. Dev.*, vol. 41, pp. 228-232, 1994.
- [8.45] S. C. Jain, J. Poortmans, S. S. Iyer, J. J. Loferski, J. Nijs, R. Mertens, and R. Van Overstraeten, "Electrical and optical bandgaps of $\text{Ge}_x \text{ Si}_{1-x}$ strained layers," *IEEE Trans. on Elec. Dev.*, vol. 40, pp. 2338-2343, 1993.
- [8.46] T. K. Carns, S. K. Chun, M. O. Tanner, K. I. Wang, T. I. Kamins, J. E. Turner, D. Y. C. Lie, M. A. Nicolet, and R. G. Wilson, "Hole mobility measurements in heavily doped $\text{Si}_{1-x}\text{Ge}_x$ strained layers" *IEEE Trans. on Elec. Dev.*, vol. 41, pp. 1273-1281, 1994.
- [8.47] V. I. Galiev, E. M. Goldys, A. N. Kruglov, A. F. Polupanov, and T. L. Tansley, "Realistic continuum hole states in Si-SiGe quantum wells," *IEEE Proc. Optoelectronic and Microelectronic Materials And Devices*, pp. 333-336, 1996.
- [8.48] H. G. Grimmeiss, J. Olajos, and J. Engvall, "SiGe: a promise into reality ?," *Proc. CAS*, pp. 17-26, 1995.
- [8.49] J. S. Goo, Q. Xiang, Y. Takamura, F. Arasnja, E. N. Paton, P. Besser, J. Pan, and M. R. Lin, "Band offset induced threshold variation in strained-Si nMOSFETs," *IEEE Elec. Dev. Letts.*, vol. 24, pp. 568-570, 2003.
- [8.50] T. Mizuno, N. Sugiyama, T. Tezuka, and S. Takagi, "Novel SOI p-channel MOSFETs with higher strain in si channel using double SiGe heterostructures," *IEEE Trans. on Elec. Dev.*, vol. 49, pp. 7-14, 2002.
- [8.51] F. M. Bufler, P. Graf, B. Meinerzhagen, H. Kibbel, and G. Fischer, "A new comprehensive and experimentally verified electron transport model for strained SiGe," *Int. SISPAD*, pp. 57-58, 1996.
- [8.52] Chunxiang Zhu, J. K. O. sin, and H. S. Hwok, "Characteristics of p- and n-channel poly-Si/ $\text{Si}_{1-x}\text{Ge}_x$ /Si sandwiched conductivity modulated thin-film

- transistors,” *IEEE Trans. on Elec. Dev.*, vol. 47, pp. 2188-2193, 2000.
- [8.53] I. Manna, L. T. Jung, and S. Banerjee, “A novel Si/SiGe sandwich polysilicon TFT for SRAM applications,” *Device Research Conf.*, pp. 156-157, 1995.
- [8.54] I. Manna, K. C. Liu, and S. Banerjee, “Novel, high-performance heterostructure TFT’s using p-I-n source/drains,” *IEEE IEDM Tech. Dig.*, pp. 669-672, 1995.
- [8.55] A. Wang, and K. C. Saraswat, “Effects of a silicon interlayer in low-temperature poly-SiGe thin film transistors,” *Proc. SPIE*, vol. 3014, pp. 133-140, 1997.



Publication Lists

International Journal:

(2 點，B 類長文)

- [1] Fang-Long Chang, Ming-Jang Lin, Gwo-Yann Lee, Young-Shying Chen, C.W. Liaw, and Huang-Chung Cheng, "Modeling and design of the high performance step SOI-LIGHT power devices by partition mid-point method" *Solid-State Electronics*, vol. 47, issue. 10, pp. 1693-1698, 2003.

(2 點，B 類長文)

- [2] Fang-Long Chang, Ming-Jang Lin, C. W. Liaw, Ta-Chuan Liao, and Huang-Chung Cheng, "Investigation of a 450 V rating silicon-on-insulator lateral-double-diffused-metal-oxide-semiconductor (SOI Lateral-DMOS) fabrication by 12/25/5/40 V bipolar-complementary MOS-DMOS process on bulk silicon," *Jpn. J. Appl. Phys., Part 1*, vol. 43, No. 7A, pp. 4119-4123, 2004.

(3 點，A 類長文)

- [3] Huang-Chung Cheng, Fang-Long Chang, Ming-Jang Lin, C. C. Tsai, C. W. Liaw, "Novel low-temperature polycrystalline-silicon power devices with very-low on-resistance," *Journal of The Electrochemical Society* accepted for publication.

(0 點，B 類長文)

- [4] Ming-Jang Lin, Chorng-Wei Liaw, Fang-Long Chang, and Huang-Chung Cheng, "Characterizing trench-gate power metal-oxide-semiconductor field-effect -transistor with multi-layer dielectrics at the trench bottom," *Jpn. J. Appl. Phys., Part 1*, vol. 42, pp. 6795-6799, 2003.

(0 點，B 類長文)

- [5] Ming-Jang Lin, Tsung-Hwang Lee, Fang-Long Chang, Chorng-Wei Liaw, and Huang-Chung Cheng, “Lateral superjunction reduced surface field structure for the optimization of breakdown and conduction characteristics in a high-voltage lateral double diffused metal-oxide-semiconductor field-effect-transistor,” *Jpn. J. Appl. Phys., Part 1*, vol. 42, pp. 7227-7231, 2003.

International Letter:

(3 點，A 類短文)

- [1] Fang-Long Chang, Ming-Jang Lin, C.W. Liaw, and Huang-Chung Cheng, “Low-temperature power device: a new poly-Si high-voltage LDMOS with excimer laser crystallization,” *IEEE Electron Device Letters*, vol. 25, pp. 547-549, August 2004.

International and Local Conferences:

(0 點，國內會議)

- [1] Fang-Long Chang, Ming-Jang Lin, C. W. Liaw, and Huang-Chung Cheng, “High voltage and high speed SOI-LDMOS fabrication based on 12/25/5/40V BCD process of bulk silicon substrate,” *Symposium on Nano Device Technology*, pp. 526-529, 2004.

(0 點，國際會議)

- [2] Ming-Jang Lin, C. W. Liaw, J. J. Chang, Fang-Long Chang, Charles C.H. Hsu, and Huang-Chung Cheng, “Investigation of the gate dielectric treatment in trench gate power devices,” *Proceedings of the 13th International Symposium on Power Semiconductor Devices and ICs*, Osaka, pp. 359-362, 2001.

- [3] Fang-Long Chang, P. H. Chen, M. J. Lin, C. W. Liaw, Jyh-Ling Lin, and

Huang-Chung Cheng, "Electrical characteristics and temperature analysis on novel low-temperature polycrystalline-silicon power devices," submitted to ***2004 Int. conf. on Solid State Devices and Materials (SSDM)***.

- [4] **Fang-Long Chang**, Ming-Jang Lin, C. W. Liaw, C. C. Tsai, Jyh-Ling Lin, and Huang-Chung Cheng, "Novel low-temperature poly-Si (LTPS) high-voltage lateral-double-diffused-metal-oxide-semiconductor (LDMOS) with excimer laser crystallization," submitted to ***2004 IEEE IEDM Tech. Digest.***



簡歷

姓名：張芳龍

性別：男

出生年月日：民國六十五年三月十二日

籍貫：甘肅省武山縣

地址：宜蘭市民權新路47巷8弄6號1樓

學歷：國立交通大學電子工程系

(84年9月~88年6月)

國立交通大學電子工程研究所碩士班

(88年9月~89年6月)

國立交通大學電子工程研究所博士班

(89年9月~93年7月)

論文題目：製作於單晶矽與低溫多晶矽基材之高性能整合型功
率橫向雙擴散金氧半場效電晶體之分析