# Wide-IF-Band CMOS Mixer Design

Pei-Yuan Chiang, Chao-Wei Su, Sz-Yun Luo, Robert Hu, and Christina F. Jou

cryo amp

power divider

amp

78.3 - 113.1GHz

band 1 and band 2

Abstract-A wide-IF-band transistor mixer has been designed using a 0.13- $\mu$ m RF-CMOS process where its RF frequency is 8.7-17.4 GHz, local oscillator (LO) fixed at 17.4 GHz, and IF up to 8.7 GHz. Proper layout arrangement for the Marchand balun has been discussed and then implemented; the output amplitude and phase imbalance are less than 0.5 dB and 1° measured in the RF bandwidth. Related theories for the core mixing circuit are explored extensively and verified through simulation; broad bandwidth of the resistive double-balanced mixer is then confirmed in the IF aspect. The designed mixer has more than 10-dB conversion gain, matched RF, IF, and LO ports, and good port isolation over the intended wide bandwidth. The input-referred P1 dB is -17.5 dBm at 9 GHz and -16 dBm at 13 GHz. The third-order input intercept point is -6 dBm at 9 GHz and -5 dBm at 13 GHz. The noise figure is 7 dB at 9 GHz and 12.6 dB at 13 GHz. The power consumption is 40 mW for this 1.3-mm<sup>2</sup> mixer chip.

Index Terms—Conversion matrix, Marchand balun, wideband mixer.

## I. INTRODUCTION

N DEVELOPING the millimeter-wave array for efficient and accurate detection of the anisotropy of cosmic microwave background radiation across the W-band, the front-end receivers of the array are preferred to be wideband [1]. As for the system shown in Fig. 1, the incoming 78-113-GHz radio-astronomical signals will first be cryogenically amplified and down-converted to quasi-dc-34.8 GHz. Four adjacent bands of 8.7 GHz each can then be separated and extracted simultaneously using power dividers, bandpass filters, and low-pass filters, amplifiers, and three mixers of wide IF bandwidth. For example, the first such wide-IF-band mixer needs to have its RF cover 8.7-17.4 GHz, local oscillator (LO) frequency fixed at 17.4 GHz, and IF equal to dc-8.7 GHz; the second and third mixers will have the same 8.7-GHz IF bandwidth, but with RF of 17.4-26.1 and 26.1-34.8 GHz, respectively. In terms of absolute or the more restricting relative IF bandwidth, it seems resistive diode mixers made of compound semiconductors can best fulfill this wideband requirement while keeping low power consumption. Successfully delivering though they have been,

Manuscript received July 16, 2009; revised September 19, 2009. First published March 08, 2010; current version published April 14, 2010. This work was supported in part by the National Science Council, R.O.C., under Contract NSC 97-2221-E-009-179 and Contract NSC 98-2627-E-002-004.

P.-Y. Chiang, C.-W. Su, and C. F. Jou are with the Institute of Communication Engineering, National Chiao Tung University, Hsinchu, Taiwan 300 (e-mail: Kim.cm95g@nctu.edu.tw).

S.-Y. Luo was with the Department of Electronics Engineering, National Chiao Tung University, Hsinchu, Taiwan 300. He is now with the Walsin Technology Corporation, Taoyuan, Taiwan 326 (e-mail: syluo@passivecomponent. com).

R. Hu is with the Department of Electronics Engineering, National Chiao Tung University, Hsinchu, Taiwan 300 (e-mail:RobertHuRobertHu@gmail. com).

Digital Object Identifier 10.1109/TMTT.2010.2041575

Fig. 1. Schematic of the wideband receiver. The incoming 78–113-GHz signal will be cryogenically amplified, down-converted, and split into four adjacent

78.3GHz

band 3 and band 4

DC - 34.8GHz

amp

Fig. 1. Schematic of the wideband receiver. The incoming 78–113-GHz signal will be cryogenically amplified, down-converted, and split into four adjacent bands. The wide-IF-band mixer used for band 2 needs to have both its RF and IF bandwidth equal to 8.7 GHz at least, and LO fixed at 17.4 GHz. Also shown is a photograph of our designed wide-IF-band mixer using commercial  $0.13-\mu$ m RF-CMOS process.

these diode mixers nonetheless have discernible conversion loss, moderate port isolation, and poor input matching for all three RF, IF, and LO ports. On the other hand, transistor mixers made of silicon-related processes continue pushing their operating frequencies and promise further integration with other circuits like amplifiers, oscillators, and even antennas [2]-[7]. All this, therefore, prompts us to the challenge of designing a well-performing wide-IF-band transistor mixer using a commercial RF-CMOS process. Since most of the transistor mixers tend to have their wideband proclamation illustrated by shifting the LO frequency across the intended RF frequency range while keeping the IF bandwidth relatively small, these mixers are, in fact, of wide RF band, but narrow IF band; therefore, not all the design techniques for mixers can be freely adopted here. For instance, to boost the conversion gain of a double-balanced mixer and suppress the unwanted common-mode signals, a differential-pair with current source and active load can be used in the IF stage. With increasing IF frequency, however, this approach starts losing its appeal, as the output impedance of



Fig. 2. Broadside-coupled Marchand balun with extra connecting line between the spirals. Port 1 is the input; port 2 and port 3 are the output. The existence of this extra connecting line will affect the output amplitude and phase imbalance.

both the current source and active load diminish rapidly with increasing frequency. Likewise, to obtain large conversion gain in the case of narrow IF band, a finite drain-source bias voltage  $V_{\rm ds}$  is opted for the core mixing transistors. In this paper, we are going to demonstrate that the zero- $V_{\rm ds}$ , i.e., resistive bias scheme can simply be used for achieving wide IF bandwidth, even though this peculiar bias scheme is originally proposed for its high linearity [8], [9].

To simplify the circuit analysis and design, the proposed mixer is divided into three parts. The first is the input RF circuit where the incoming 8.7-17.4-GHz signal will be amplified and transformed into its differential-mode counterpart by a passive wideband balun. The second is the core mixing circuit where the resistive double-balanced circuit configuration is employed. Here we will focus on the derivation of the closed-form expression for the mixing circuit's conversion resistance, as the mathematics involved can best illustrate the wide-IF-band property of this mixer. The third is the output IF circuit where the differential-mode IF signal of dc-8.7 GHz will be merged and amplified. Layout and measured results of the mixer are then presented and compared, whenever possible, with the simulated ones. Though initiated by our own scientific mission, knowledge, and experience gained in designing this wide-IF-band mixer will be invaluable for the further development of wideband surveillance and communication industries in the near future.

## II. WIDE-IF-BAND MIXER DESIGN

# A. Input RF Circuit Design

The most critical component in the input RF circuit of a double-balanced mixer is the balun that converts the single-ended signal into its differential-mode counterpart, and here we use the Marchand balun, which, ideally, can have its  $S_{21}$  and  $S_{31}$  expressed as

$$S_{21} = j \frac{2C\sqrt{1 - C^2}}{1 + C^2} = -S_{31} \tag{1}$$

where C is the coupling coefficient of the constituting coupled lines [10]–[12]. By setting  $C = 1/\sqrt{3}$ , there will be  $S_{21} = -S_{31} = j/\sqrt{2}$ . In the layout arrangement shown in Fig. 2, an extra connecting line needs to be used to form a complete balun. If we designate the transmission coefficient of this additional nonreflective line segment as t, which takes into account



Fig. 3. Proposed broadside-coupled Marchand balun with no connecting line between the spirals. Port 1 is the input; port 2 and port 3 are the output.



Fig. 4. Measured and simulated results of our proposed 8.7–17.4-GHz balun, where the solid curves are the measured results and the dotted curves are the simulated counterparts. (a) Output magnitude imbalance. Also shown is the photograph of the fabricated balun. (b) Output phase imbalance. (c) Magnitude of  $S_{21}$  in decibels. The measured and simulated  $S_{31}$  curves are not shown here since they are inseparable from their respective  $S_{21}$  curves. (d) Output port isolation, i.e., magnitude of  $S_{32}$ , in decibels.

the corresponding signal loss and phase delay, and define T as  $-j\sqrt{1-C^2}$ , we then have

$$S_{21} = -CT + \frac{CT^{3}t}{1+C^{2}}$$
  

$$S_{31} = CTt - \frac{CT^{3}t}{1+C^{2}}.$$
(2)

Thus, with nonunitary t, the two output signals are no longer of equal magnitude and  $180^{\circ}$  out-of-phase.

On the other hand, if the layout for the balun is arranged such as that shown in Fig. 3, then the extra connecting line can be almost omitted and the performance is expected to be improved. Now we are ready to have the proposed balun configuration fabricated using a commercial  $0.18-\mu m$  RF-CMOS process. The output magnitude and phase imbalance of the balun are shown in Fig. 4, where the solid curves are the measured results, and the

TABLE I BALUN COMPARISON



Fig. 5. Schematic of the input RF circuit where the input transistor stage can attain wideband input matching. The LC tank of the differential pair resonates at around 17 GHz.

dashed curves are their simulated counterparts. Here, the output magnitude imbalance in decibels is defined as the absolute value of  $20 \log(|S_{21}/S_{31}|)$ , and the output phase imbalance in degree is defined as the absolute value of  $180^\circ - |\angle(S_{21}/S_{31})|$  [13]. The substrate loss is assumed  $10 \ \Omega \cdot$  cm in the simulation, and each of the four-and-one-quarter-turn spirals has  $18 \ \mu\text{m}$  inner radius,  $6 \ \mu\text{m}$  linewidth, and  $2 \ \mu\text{m}$  line separation. In the intended  $8.7 \ -17.4 \ \text{GHz}$  frequency range, the measured output magnitude and phase imbalance are less than 0.5 dB and  $1^\circ$ , respectively. Also shown in this figure are the measured and simulated  $|S_{21}|$ and  $|S_{32}|$ , i.e., output port isolation. With the proper de-embedding procedure for removing the impacts of the RF pads and surrounding ground metals, the difference between measurement and simulation in the output magnitude imbalance can be minimized.

Measured results of different baluns with similar operating frequency as ours are listed in Table I. Though our balun has only comparable or slightly better amplitude imbalance  $(\triangle Mag)$ , our phase imbalance  $(\triangle Phase)$  outperforms the other four. Capable of generating the differential-mode signal needed for the double-balanced mixer, the remaining concern of this balun is its loss; an amplifier can, therefore, be added in front of it. In Fig. 5, the input RF circuit starts with a single-stage transistor, which can easily achieve a wideband input matching by fine tuning both its source inductor and loading impedance [17], and it will provide the voltage gain to compensate for the insertion loss of the following Marchand balun. As explained, this balun converts the RF signal into its differential-mode counterpart, which will then be fed into the differential pair for amplification and further suppression of the residual common-mode signals at 17 GHz. The resistive drain bias scheme is preferred over the active load for its reliable high-frequency performance.



Fig. 6. Modeling of the resistive transistor used in the double-balanced mixer. (a) Transistor's equivalent circuit when zero- $V_{\rm ds}$  is applied. (b) Values of  $C_{\rm gs}$ ,  $C_{\rm gd}$ , and  $C_{\rm ds}$  versus the applied gate voltage. (c) Channel conductance  $G_{\rm ds}$  versus the applied gate voltage where the solid line is derived using the S-parameters at each bias point, while the overlapping dotted curve is extracted from the transistor's dc characteristics, i.e., I-V curve. (d) LO-modulated channel conductance versus the LO phase where the solid curve is from the simulation, while the dotted curve is calculated using the Fourier series  $G_0$ ,  $G_1$ , and  $G_2$ . The dc bias for the gate is 0.5 V, and the gate voltage swing due to the applied LO is 0.4 V.

### B. Core Mixing Circuit

The double-balanced circuit configuration is used in designing our core mixing circuit so that good port isolation and conversion efficiency can be achieved [18], [19]. To maintain minimal frequency dependency, and thus make feasible the wideband performance, the bias voltage  $V_{ds}$  of the four constituting transistors are all set to zero. Fig. 6(a) shows the transistor's equivalent circuit under this bias scheme, which is mainly a variable resistor  $R_{\rm ds}(=1/G_{\rm ds})$  with small parasitic capacitors  $C_{ds}$ ,  $C_{gs}$ , and  $C_{gd}$  [20]. Fig. 6(b) displays the values of these parasitics versus the applied gate voltage. Value of the dominating channel conductance  $G_{ds}$  under different  $V_{gs}$  is shown in Fig. 6(c) where the solid curve is derived using the simulated S-parameters at different gate bias voltage, while the dotted curve is extracted from the transistor's dc characteristics, i.e., I-V curve. With 0.4-V gate voltage swing, i.e.,  $0.5 \pm 0.2$  V, the channel conductance  $G_{\rm ds}$  will vary between 0.31–13.28 mS. Mathematically, the LO-modulated  $G_{ds}$  in the time domain can be expressed as

$$G_{\rm ds}(t) = G_0 + \sum_{m=1}^{\infty} 2G_m \cos\left(m\omega_{\rm LO}t\right). \tag{3}$$

Conceptually,  $G_0$  is the dc channel conductance,  $G_1$  is responsible for the fundamental-frequency mixing,  $G_2$  is for sub-harmonic mixing, and so on. Once the  $G_i$ 's are known, we can



Fig. 7. Schematic of the core mixing circuit. (a) Conversion resistance  $R_{\otimes}$  of a mixer can be defined as  $V_L^{\rm IF}/I_S^{\rm RF}$ , where  $V_L^{\rm IF}$  is the IF component of  $V_L$ , and  $I_S^{\rm RF}$  is the RF component of  $I_S$ . (b) Double-balanced mixer is made of four resistive transistors whose dc bias voltage  $V_{\rm ds}$  is maintained at zero by having the large 2-k $\Omega$  resistors  $R_{\rm bias}$  connected to ground. Also included in the schematic are the current source  $I_S$ , source impedance  $Z_S$ , and loading impedance  $Z_L$ . (c) Rearranged schematic of the double-balanced mixer. (d) Equivalent one-transistor circuit.

readily obtain the corresponding  $R_i$ 's through matrix transformation. Fig. 6(d) shows the channel conductance swing due to the applied LO in two cycles. The solid curve is the simulated result; the overlapping dashed curve is its calculated counterpart using the fitted  $G_{0\sim2}$ .

For a double-balanced mixer, as shown in Fig. 7(a), we assume that the current  $I_S$  out of the RF differential pair is transformed by the mixer into the voltage  $V_L$ , which, in turn, drives the IF differential pair, and both the source impedance  $Z_S$  and loading impedance  $Z_L$  are frequency dependent. Apparently, a proper measure of the mixer's efficiency in this case will be the conversion resistance  $R_{\otimes}$ , which is defined as

$$R_{\otimes} \equiv \left| \frac{V_L^{\rm IF}}{I_S^{\rm RF}} \right| \tag{4}$$

where  $V_L^{\text{IF}}$  is the IF component of the loading voltage  $V_L$ , and  $I_S^{\text{RF}}$  is the RF component of the source current  $I_S$ . Intuitively, we can see that the larger the conversion resistance, the better the mixer's efficiency. Knowing conversion resistance, the corresponding voltage conversion gain  $G_v$  can be readily obtained as  $G_v = R_{\otimes}/Z_S^{\text{RF}}$ . Fig. 7(b) shows the circuit arrangement of the double-balanced mixer, and it can be rearranged as that of

Fig. 7(c), where the two opposite source currents  $I_S$  are coming from the RF differential pair and the two loading voltages are assigned as  $V_L/2$  and  $-V_L/2$ , respectively. Here it is reasonable assuming that the two common source nodes of transistors  $M_{1\sim4}$  are virtual ground for LO and IF signals, and the two common drain nodes of the four transistors are virtual ground for RF and LO signals. Therefore, the corresponding one-transistor equivalent circuit can be constructed as that shown in Fig. 7(d), where

$$I_{S}^{\prime \rm RF} = \frac{I_{S}^{\rm RF}}{2} \quad Z_{S}^{\prime \rm RF} = Z_{S}^{\rm RF} \quad Z_{S}^{\prime \rm IF} = 0$$
$$V_{L}^{\prime \rm IF} = \frac{V_{L}^{\rm IF}}{2} \quad Z_{L}^{\prime \rm IF} = Z_{L}^{\rm IF} \quad Z_{L}^{\prime \rm RF} = 0.$$
(5)

The four large  $R_{\text{bias}}$  are used to keep the drain and source of the mixing transistors dc grounded, and thus, can be omitted in our analysis.

First, the source current  $I_S^{\text{RF}}$  brings upon the current  $I_R^{\text{RF}}$  that flows through the variable resistor

$$I_R^{\rm RF} = \frac{Z_S^{\prime \rm RF} \cdot I_S^{\prime \rm RF}}{Z_S^{\prime \rm RF} + R_0 + Z_L^{\prime \rm RF}}.$$
(6)

Here we assume that this variable resistor is dominated by its dc value; therefore, in the quasi-linear situation where only one frequency, either RF or IF, is involved, we can have  $R_{\rm ds}$  replaced by  $R_0$ . Though seemingly too bold an assumption, this will nevertheless help us understand the basic principle of mixing. Now this RF current  $I_R^{\rm RF}$  is ready to generate the IF voltage  $V_R^{\rm IF}$  across the variable resistor, as

$$V_R^{\rm IF} = I_R^{\rm RF*} \cdot R_1 = \frac{Z_S'^{\rm RF*} \cdot I_S'^{\rm RF*}}{Z_S'^{\rm RF*} + R_0 + Z_L'^{\rm RF*}} \cdot R_1$$
(7)

and we have

$$V_L^{\prime \rm IF} = V_R^{\rm IF} \cdot \frac{Z_L^{\prime \rm IF}}{Z_S^{\prime \rm IF} + R_0 + Z_L^{\prime \rm IF}} \tag{8}$$

therefore,

$$R_{\otimes} = \left| \frac{Z_S^{\text{RF}*}}{Z_S^{\text{RF}*} + R_0} \cdot R_1 \cdot \frac{Z_L^{\text{IF}}}{Z_L^{\text{IF}} + R_0} \right|. \tag{9}$$

Thus, from this mathematical formulation, we can see that large values of  $Z_S^{\text{RF}}$  and  $Z_L^{\text{IF}}$  are desired, and  $|R_1|$  will be the upper limit of any available  $R_{\otimes}$ .

Appealing though it is, we still want to compare this seemingly trivial mathematics with results derived using other formal methods such as the conversion matrix technique [21]–[26]. In doing so, we hope that our intuitive approach can help reveal the underlying meanings of the more complicated formulations. Using the conversion matrix technique, the voltage  $V_R$  and current  $I_R$  on the variable resistor can be arranged as

$$V_{R}(t) = \left[ V_{R}^{\mathrm{RF}} e^{j\omega_{\mathrm{RF}}t} + V_{R}^{\mathrm{IF}} e^{j\omega_{\mathrm{IF}}t} + \cdots \right] \\ + \left[ V_{R}^{\mathrm{RF}} e^{j\omega_{\mathrm{RF}}t} + V_{R}^{\mathrm{IF}} e^{j\omega_{\mathrm{IF}}t} + \cdots \right]^{*} \\ I_{R}(t) = \left[ I_{R}^{\mathrm{RF}} e^{j\omega_{\mathrm{RF}}t} + I_{R}^{\mathrm{IF}} e^{j\omega_{\mathrm{IF}}t} + \cdots \right] \\ + \left[ I_{R}^{\mathrm{RF}} e^{j\omega_{\mathrm{RF}}t} + I_{R}^{\mathrm{IF}} e^{j\omega_{\mathrm{IF}}t} + \cdots \right]^{*}$$
(10)



Fig. 8. Conversion resistance  $R_{\otimes}$  of the double-balanced resistive mixer for two different gate voltage swings. (a) In the case of 0.4 –V gate voltage swing for each mixing transistor, the solid curve is the simulated result, dashed curve 1 is calculated using (9), dashed curve 2 is from (15), and dashed curve 3 is by (16). The source impedance  $Z_S$  is 200  $\Omega$ ; the loading impedance  $Z_L$  is the impedance of a 125-fF capacitor. The LO responsible for gate voltage swing is fixed at 17.4 GHz. (b) Case with 1.4 –V gate voltage swing for each mixing transistor.

where  $\omega_{\rm IF} = \omega_{\rm LO} - \omega_{\rm RF}$  for this lower sideband down-converting mixer. Since  $V_R(t)$  is equal to  $R_{\rm ds}(t) \cdot I_R(t)$  in this variable resistor, we have

$$\begin{bmatrix} V_R^{\text{RF}*} \\ V_R^{\text{IF}} \end{bmatrix} = \begin{bmatrix} G_0 & G_1 \\ G_1 & G_0 \end{bmatrix}^{-1} \begin{bmatrix} I_R^{\text{RF}*} \\ I_R^{\text{IF}} \end{bmatrix}$$
(11)

where the effect of the image (IM) signal is temporarily neglected. As  $V'_S(t)$  is equal to  $Z'_S \cdot [-I_R(t) + I'_S(t)]$  at the source  $Z'_S$ , we can have the corresponding matrix expressed as

$$\begin{bmatrix} V_S'^{\text{RF}*} \\ V_S'^{\text{IF}} \end{bmatrix} = \begin{bmatrix} Z_S'^{\text{RF}*} & 0 \\ 0 & 0 \end{bmatrix} \begin{bmatrix} -I_R^{\text{RF}*} + I_S'^{\text{RF}*} \\ -I_R^{\text{IF}} + 0 \end{bmatrix}.$$
 (12)

Likewise, since  $V'_L(t)$  is equal to  $Z'_L \cdot I_R(t)$  at the loading  $Z'_L$ , there is

$$\begin{bmatrix} V_L^{\prime \text{RF}*} \\ V_L^{\prime \text{IF}} \end{bmatrix} = \begin{bmatrix} 0 & 0 \\ 0 & Z_L^{\prime \text{IF}} \end{bmatrix} \begin{bmatrix} I_R^{\text{RF}*} \\ I_R^{\text{IF}} \end{bmatrix}.$$
 (13)

Since the source voltage is the same as the loading voltage plus the voltage across the variable resistor, we then have

$$V_L^{\prime \rm IF} = \frac{-Z_L^{\prime \rm IF} \cdot R_1 \cdot Z_S^{\prime \rm RF*}}{\left(R_0 + Z_S^{\prime \rm RF*}\right) \left(R_0 + Z_L^{\prime \rm IF}\right) - R_1^2} \cdot I_S^{\prime \rm RF*}$$
(14)

i.e.,

$$R_{\otimes} = \left| \frac{Z_{S}^{\text{RF}*} \cdot R_{1} \cdot Z_{L}^{\text{IF}}}{\left( Z_{S}^{\text{RF}*} + R_{0} \right) \left( Z_{L}^{\text{IF}} + R_{0} \right) - R_{1}^{2}} \right|$$
(15)

and this  $-R_1^2$  term in the denominator will make  $R_{\otimes}$  calculated using conversion matrix different from our intuitively best guess. Still, when both  $Z_S^{\text{RF}}$  and  $Z_L^{\text{IF}}$  are very large,  $R_{\otimes}$  will be close to  $|R_1|$ .



Fig. 9. Conversion resistance  $R_{\otimes}$  for different bias voltage  $V_{\rm ds}$ . The number next to each curve indicates the corresponding  $V_{\rm ds}$ . All the gate bias is fixed at 0.5 V, with 0.4-V gate voltage swing. The source impedance  $Z_S$  is 200  $\Omega$ ; the loading impedance  $Z_L$  is the impedance of a 125-fF capacitor. The LO responsible for gate voltage swing is fixed at 17.4 GHz.



Fig. 10. Schematic of the output IF circuit. The LC tank of the differential pair resonates at around 8.7 GHz, and thus allows it to suppress the unwanted common-mode signals at high frequency, while the following in-cascade transistors will inhibit the low-frequency common-mode signals. An output gain stage is also added.



Fig. 11. Characteristic of the in-cascade transistors. (a) Schematic where the two transistors are identical. (b) Simulated CMRR where curve 1 is with the in-cascade transistors only; curve 2 is that of the total IF circuit, i.e., differential-pair plus in-cascade. The intended IF frequency range is dc–8.7 GHz.

When the IM signal is taken into consideration, we can have the expression of the conversion resistance revised as

$$R_{\otimes} = \left| \frac{Z_{S}^{\text{RF}} \cdot R_{1} \cdot Z_{L}^{\text{IF}}}{\left( Z_{S}^{\text{RF}} + R_{0} + R_{2} \right) \left( Z_{L}^{\text{IF}} + R_{0}' \right) - 2R_{1}^{2}} \right|$$
(16)



Fig. 12. Schematic of the wide-IF-band mixer. Both the source and drain voltage of the four mixing transistors have been lifted to  $V_g (= 0.5 \text{ V})$ , and the gate voltage to  $V_{\text{LO}} (= 1 \text{ V})$ , thus the dc-blocking capacitors between the mixing circuit and the IF stage can be removed. The units for resistance, capacitance, and inductance are ohms, picofarads, and nanohenries, respectively.



Fig. 13. Photograph of the wide-IF-band mixer. It is made of  $0.13 - \mu \text{m}$  RF-CMOS process and takes an area of  $0.94 \times 1.38 = 1.3 \text{ mm}^2$ .

where the source impedance is assumed to be resistive and the [R] matrix comes from the fitted [G] matrix, i.e.,

$$\begin{bmatrix} R_0 & R_1 & R_2 \\ R_1 & R'_0 & R_1 \\ R_2 & R_1 & R_0 \end{bmatrix} = \begin{bmatrix} G_0 & G_1 & G_2 \\ G_1 & G_0 & G_1 \\ G_2 & G_1 & G_0 \end{bmatrix}^{-1}.$$
 (17)

Fig. 8(a) shows the values of  $R_{\otimes}$  derived by using these three different approaches, where  $Z_S^{\rm RF}$  is assumed 200  $\Omega$  (two 100- $\Omega$  resistors in series) and  $Z_L^{\rm IF}$  is the impedance of the 125-fF capacitor (two 250-fF capacitors in series). The solid curve comes from the simulation; dashed curve 1 is calculated using (9), dashed curve 2 is using (15), and dashed curve 3 is calculated using (16). The gate voltage swing is 0.4 V, i.e.,  $0.5 \pm 0.2$  V, for each mixing transistor. Fig. 8(b) shows the corresponding values



Fig. 14. Conversion gain of the mixer. (a) Measured 9- and 13-GHz conversion gain with different LO power. (b) Conversion gain versus RF frequency with the power of 17.4-GHz LO fixed at 5 dBm. The solid curve is the measured result, while the dashed curve is the simulated counterpart. In the 8.7–17.4-GHz RF band, the conversion gain is larger than 10 dB.

of  $R_{\odot}$  when the gate voltage swing is 1.4 V, i.e.,  $0.5 \pm 0.7$  V, for each mixing transistor.

As mentioned at the beginning of this section, the adoption of zero- $V_{\rm ds}$  allows the mixing transistors to be modeled as variable resistors with minimal frequency dependency, and thus extends the mixer's bandwidth. Fig. 9 shows the simulated  $R_{\otimes}$ for different  $V_{\rm ds}$  (and  $I_{\rm ds}$ ) where the LO is fixed at 17.4 GHz and the bias-T's (not shown) are assumed ideal. It is true that if the IF bandwidth is a mere hundreds of megahertz, a large  $V_{\rm ds}$  should be applied, as the conversion resistance can now easily reach 100  $\Omega$  and more. When IF bandwidth increases, however, the large frequency dependency of  $R_{\otimes}$  will make this large  $V_{\rm ds}$  choice less and less appealing, and the solution can be using some frequency compensation techniques [27], or simply adopting a small  $V_{\rm ds}$  (and  $I_{\rm ds}$  too), or both. In our case of 8.7-GHz IF bandwidth, the use of zero- $V_{\rm ds}$  can easily reach



Fig. 15. Linearity of the mixer at 9 and 13 GHz. (a) Solid curves 1 and 2 are the measured fundamental-frequency and two-tone third-order intermodulation output with two slightly different RF signals centered around 9 GHz; the dotted lines are used to obtain the intercept point. At 9 GHz, the input referred P1 dB is -17.5 dBm and the IIP3 is -6 dBm. (b) Corresponding curves for 13-GHz RF, where the the input referred P1 dB is -16 dBm and the IIP3 is -5 dBm.



Fig. 16. Input reflection coefficient and port isolation. (a) Input reflection coefficients of the RF, LO, and IF ports. The solid curves are the measured results; the dotted curves are their simulated counterparts. All the three ports have small input reflection coefficients in their respective bandwidth. (b) Measured RF-IF, LO-RF, and LO-IF port isolation.

a good overall mixing performance while allowing a small system voltage and low power consumption.

## C. Output IF Circuit

At the output of the mixing circuit, both the differential-mode IF signal and the unintended common-mode RF leakage (and other spurious common-mode ones) can be detected; therefore, how to reach a high common-mode rejection ratio (CMRR) from dc to more than 8.7 GHz will be the focus in designing our IF circuit. The problem with passive IF balun is that it takes too much chip area for effectively covering the entire IF frequency range; worst still, we would like the lowest frequency to start from zero. As shown in Fig. 10, an active balun made of a differential pair followed by two identical transistors in cascade is then used to render a large CMRR over the whole IF band [28]. By fine tuning the LC tank's resonance frequency, the differential-pair could provide a good CMRR at around 8.7 GHz; at much lower frequency, it is the two in-cascade transistors that eliminates the common-mode signals because, as shown in Fig. 11(a), there is now

$$V_{\text{out}} = \frac{Z'_L G_m}{1 + Z'_L G_m} \left( V_A - V_B \right) \tag{18}$$



Fig. 17. Measured noise figure and gain of the mixer versus the incoming RF frequency. (a) Noise figure measured using noise figure analyzer. It is 7 dB at 9 GHz, and 12.6 dB at 13 GHz. (b) Corresponding gain.



Fig. 18. Measured IF output spectrum with two -30-dBm input RF signals of 9 and 9.375 GHz.



Fig. 19. Measured IF output spectrum with two -30-dBm input RF signals of 16 and 16.375 GHz.

with  $1/Z'_L = 2/R_o + 1/Z_L$ , and  $C_{gd}$  being neglected. Therefore,  $V_{out}$  exists for differential-mode input, but is zero for the common-mode one when the frequency is close to zero. Fig. 11(b) shows the simulated CMRR. Curve 1 is with the in-cascade transistors only, where the CMRR can reach 38 dB at very low frequency, but it decreases steadily as frequency increases. Curve 2 is the CMRR with the complete IF stage (differential pair plus in-cascade) where the differential-pair helps increase the CMRR to 44 dB at 8.7 GHz, thus broadens the IF bandwidth in this respect. Of course, a differential pair with a high-impedance current source can also be used to get

								This
References	[19]	[31]	[32]	[33]	[34]	[35]	[36]	Work
RF frequency (GHz)	22.5-24.5	18.3–19.7	4–18	14–22	4.5–7	10.8-11.7	20-23.5	8.7–17.4
IF frequency (GHz)	1.5-3.5	2-3.4	2-16	DC-8	DC-2.5	1.05-1.95	DC-3.5	DC-8.7
Conversion gain (dB)	0.7	1	-5	-6	-8	17	5	14.5
Noise figure (dB)	N/A	9	N/A	7	8	12.4	17	9.8
RF return loss (dB)	-10	-10	-10	-15	-5	N/A	-10	-10
IF return loss (dB)	-4	-10	N/A	-10	-12	N/A	-10	-10
LO return loss (dB)	N/A	N/A	-10	-12	-7	N/A	-10	-10
LO power (dBm)	3	-1	10	11	13	-2	0	5
RF-IF isolation (dB)	N/A	36	10	20	13	N/A	30	20
LO-IF isolation (dB)	50	50	10	30	20	47	33	35
LO-RF isolation (dB)	30	41	25	30	20	N/A	23	35
Input referred P1dB	-6.1	N/A	N/A	11	10	N/A	-6.3	-16.7
IIP3 (dBm)	4.4	-2	N/A	18	21	N/A	N/A	-5.5
Power (mW)	8	6.9	2500	0	0	53	90	40
Chip area (mm <sup>2</sup> )	0.47	0.53	4	0.48	1.38	0.34	1	1.3
	0.13µm	0.13µm	$0.1 \mu m \ln P$	GaAs	GaAs	SiGe	GaAs	$0.13 \mu m$
Process	CMOS	CMOS	HEMT	MESFET	MESFET	HBT	HBT	CMOS

TABLE II MIXER COMPARISON

a good CMRR, but now the system voltage  $V_d$  needs to be increased from 1.5 to at least 2 V.

## III. MEASURED RESULTS OF THE 8.7–17.4-GHz MIXER

Figs. 12 and 13 show the schematic and photograph of the mixer fabricated using commercial  $0.13-\mu$ m RF-CMOS process. By lifting the source and drain biases of the four mixing transistors from zero to the gate bias  $V_g$  of the IF differential pair, the dc blocking capacitors between the mixing core and the output IF stage can be removed to increase the mixer's conversion efficiency. The LO balun has also been optimized at 17.4 GHz. Among the four dc bias pads in this mixer, the system voltage  $V_d$  is for the active transistors' drain bias (1.5 V and 26 mA),  $V_g$  is for their gate bias (0.5 V and negligible current), and the two  $V_{LO}$  are for the core mixing transistors' gate bias (1 V and negligible current). This mixer takes an area of 1.3 mm<sup>2</sup> and has a total power consumption of around 40 mW.

Fig. 14(a) shows the mixer's conversion gain at both 9 and 13 GHz for -30-dBm RF input, where the 17.4-GHz LO power is sweeping from -20 to 10 dBm. As long as LO is larger than 5 dBm, a large and almost constant conversion gain can be obtained. Fig. 14(b) shows the mixer's conversion gain versus RF frequency, with the 17.4-GHz LO fixed at 5 dBm. The solid curve is the measured result, and the closely following dotted curve is the simulated counterpart where all the metal ground has been taken into consideration. Conversion gain larger than 10 dB can be achieved in the 8.7–17.4-GHz RF frequency range. Though there is an equalizer for each IF band in our receiver array, flat conversion gain will be among the top priorities in our next design iteration. Fig. 15 shows the measured fundamental frequency and the two-tone third-order intermodulation output signals for both 9- and 13-GHz RF input signals. The input referred P1 dB is -17.5 dBm at 9 GHz, and -16 dBm at 13 GHz. The third-order input intercept point (IIP3) is -6 dBm at 9 GHz, and -5 dBm at 13 GHz, and it can be improved by employing the technique of multiple gated transistors [29], [30].

Fig. 16(a) shows the return loss of the RF, IF, and LO ports where the testing power is set to -30 dBm; all ports have return loss better than -10 dBm in their respective frequency range (RF: 8.7-17.4 GHz, IF: dc-8.7 GHz, LO: 17.4 GHz). Fig. 16(b) shows the measured LO-IF, LO-RF, and RF-IF port isolation. The 35-dB LO-IF isolation at 17.4 GHz indicates that a low-pass or notch filter may be needed to further suppress the 17.4-GHz residual LO signal at the IF port. However, given the large separation of the LO frequency and IF band, designing this 17.4-GHz filter will be straightforward. The LO-RF port isolation is better than 35 dB at 17.4 GHz. Regarding the RF-IF port isolation, though nothing to do with the mixing process itself, the adding of an ideal amplifier into the mixer circuit does decrease its measured RF-IF port isolation while increasing its overall conversion gain by the same amount. Therefore, a more adequate measure should be adding the conversion gain in decibels to the RF-IF port isolation in decibels. In this respect, our mixer is better than other wide-IF-band mixers by at least 10 dB. By incorporating high-impedance current sources in both the RF and IF differential pairs, further improvement of RF-IF port isolation can be expected, though at the cost of larger system voltage. At this moment, the 10-dB conversion gain and 20-dB RF-IF port isolation of our mixer means the intended down-converted signal will always be 30 dB larger than the leakage one if their corresponding RF power are the same, and that is more than enough for our application. Fig. 17 shows the measured noise figure and gain of the mixer using a noise figure analyzer. The noise figure is 7 dB for 9-GHz RF, and it is 12.6 dB for 13-GHz RF.

Fig. 18 shows the measured output spectrum where the two -30-dBm input RF signals of 9 and 9.375 GHz are injected into the mixer and down-converted to the two intended IF signals. The very small 375-MHz spurious signal is due to the self mixing of the two intended IF signals at the output-stage common-source transistor, and it can be suppressed if that transistor is removed or replaced by a more robust circuit. Fig. 19 shows the measured results where the two -30-dBm input RF signals are at 16 and 16.375 GHz. A comparison with other mixers is tabulated in Table II.

### IV. CONCLUSION

In this paper, a comprehensive analysis of the mixer has been carried out, which explains why the resistive double-balanced mixer is preferred for wide-IF-band applications. The mathematical formulation for calculating the core mixing circuit's conversion resistance is then derived, which allows a better understanding of the underlying principles of mixing. Using a commercial 0.13- $\mu$ m RF-CMOS process, an 8.7–17.4-GHz mixer where its RF bandwidth equal to its IF bandwidth is then designed and characterized.

#### ACKNOWLEDGMENT

The authors wish to thank Prof. T.-H. Chiueh, National Taiwan University, Taipei, Taiwan, and Dr. D.-G. Niu, Chung Shan Institute of Science and Technology, Longtan, Taiwan, for the discussions on the wideband receiver. The authors thank the Chip Implementation Center of the National Science Council, Taiwan, for the assistance on circuit implementation and measurements. Suggestions from Prof. Y. Kwon, Seoul National University, Seoul, Korea, Prof. V. Krozer, Technical University of Denmark, Lyngby, Denmark, and the anonymous reviewers of this paper are appreciated.

#### REFERENCES

- N. R. Erickson, R. M. Grosslein, R. B. Erickson, and S. Weinreb, "A cryogenic focal plane array for 85–115 GHz using MMIC preamplifiers," *IEEE Trans. Microw. Theory Tech.*, vol. 47, no. 12, pp. 2212–2219, Dec. 1999.
- [2] C. H. Chen, P. Y. Chiang, and C. F. Jou, "A low voltage mixer with improved noise figure," *IEEE Microwave Wireless Compon. Lett.*, vol. 19, no. 2, pp. 92–94, Feb. 2009.
- [3] Z. H. Hsiung, H.-I. Wu, and C. F. Jou, "A folded current-reuse downconverter mixer for ultra wide-band applications," in *Proc. Asia–Pacific Microw. Conf.*, 2007, pp. 1–4.
- [4] A. Babakhani, X. Guan, A. Komijami, A. Natarajan, and A. Hajimiri, "A 77-GHz phase-array transceiver with on-chip antennas in silicon: Receiver and antennas," *IEEE J. Solid-State Circuits*, vol. 41, no. 12, pp. 2795–2806, May 2008.
- [5] A. Natarajan, A. Komijami, X. Guan, A. Babakhani, and A. Hajimiri, "A 77-GHz phase-array transceiver with on-chip antennas in silicon: Transmitter and local LO-path phase shifter," *IEEE J. Solid-State Circuits*, vol. 41, no. 12, pp. 2807–2819, May 2008.
- [6] E. Laskin, P. Chevalier, A. Chantre, B. Sautreuil, and S. P. Voinigescu, "165-GHz transceiver in SiGe technology," *IEEE J. Solid-State Circuits*, vol. 43, no. 5, pp. 1087–1100, May 2008.
- [7] M. C. Chen, H. S. Chen, T. C. Chen, and C. N. Kuo, "A CMOS up-conversion mixer with wide IF bandwidth for 60-GHz applications," in *IEEE Silicon Monolithic Integr. Circuits RF Syst. Top. Meeting*, Jan. 2009, pp. 1–4.
- [8] S. A. Maas, "A GaAs MESFET mixer with very low intermodulation," *IEEE Trans. Microw. Theory Tech.*, vol. MTT-35, no. 4, pp. 425–429, Apr. 1987.
- [9] S. A. Maas, "Novel single device balanced resistive HEMT mixers," *IEEE Trans. Microw. Theory Tech.*, vol. 43, no. 12, pp. 2863–2867, Dec. 1995.
- [10] N. Marchand, "Transmission-line conversion transformers," *Electronics*, vol. 17, no. 12, pp. 142–145, Dec. 1944.
- [11] S.-C. Tseng, C. Meng, C.-H. Chang, C.-K. Wu, and G.-W. Huang, "Monolithic broadband Gilbert micromixer with an integrated Marchand balun using standard silicon IC process," *IEEE Trans. Microw. Theory Tech.*, vol. 54, no. 12, pp. 4362–4371, Dec. 2006.
- [12] K. S. Ang and I. D. Robertson, "Analysis and design of impedancetransforming planar Merchand baluns," *IEEE Trans. Microw. Theory Tech.*, vol. 49, no. 2, pp. 402–406, Feb. 2001.
- [13] Y. J. Yoon, Y. Lu, R. C. Frye, M. Y. Lau, P. R. Smith, L. Ahlquist, and D. P. Kossives, "Design and characterization of multilayer spiral transmission-line baluns," *IEEE Trans. Microw. Theory Tech.*, vol. 47, no. 9, pp. 1841–1847, Sep. 1999.

- [14] M. C. Tsai, "A new compact wideband balun," in *IEEE MTT-S Int. Microw. Symp. Dig.*, 1993, vol. 1, pp. 141–143.
- [15] K. Nishikawa, I. Toyoda, and T. Tokumitsu, "Compact and broad-band three dimensional MMIC balun," *IEEE Trans. Microw. Theory Tech.*, vol. 47, no. 1, pp. 96–98, Jan. 1999.
- [16] W. Z. Chen, W. H. Chen, and K. C. Hsu, "Three-dimensional fully symmetric inductors, transformer, and balun in CMOS technology," *IEEE Trans. Circuit Syst. I, Reg. Papers*, vol. 56, no. 7, pp. 1413–1423, Jul. 2007.
- [17] R. Hu, "Wide-band matched LNA design using transistor's intrinsic gate-drain capacitance," *IEEE Trans. Microw. Theory Tech.*, vol. 54, no. 3, pp. 1277–1286, Mar. 2006.
- [18] B. Gilbert, "The MICROMIXER: A highly linear variant of the Gilbert mixer using a bisymmetric class-AB input stage," *IEEE J. Solid-State Circuits*, vol. 32, no. 9, pp. 1412–1423, Sep. 1997.
- [19] A. Verma, K. K. O, and J. Lin, "A low-power up-conversion CMOS mixer for 22–29-GHz ultra-wideband applications," *IEEE Trans. Microw. Theory Tech.*, vol. 54, no. 8, pp. 3295–3300, Aug. 2006.
- [20] F. Ellinger, "26.5–30-GHz resistive mixer in 90-nm VLSI SOI CMOS technology with high linearity for WLAN," *IEEE Trans. Microw. Theory Tech.*, vol. 53, no. 8, pp. 2559–2565, Aug. 2005.
- [21] R. A. Pucel, D. Masse, and R. Bera, "Performance of GaAs MESFET mixers at X band," *IEEE Trans. Microw. Theory Tech.*, vol. MTT-24, no. 6, pp. 351–360, Jun. 1976.
- [22] D. N. Held and A. R. Kerr, "Conversion loss and noise of microwave and millimeter-wave mixers: Part 1—Theory," *IEEE Trans. Microw. Theory Tech.*, vol. MTT-26, no. 2, pp. 49–55, Feb. 1978.
- [23] A. R. Kerr, "Noise and loss in balanced and subharmonically pumped mixers: Part 1—Theory," *IEEE Trans. Microw. Theory Tech.*, vol. MTT-27, no. 12, pp. 938–943, Dec. 1979.
- [24] K. Kanazawa, M. Kazumura, S. Nambu, G. Kano, and I. Teramoto, "A GaAs double-balanced dual-gate FET mixer IC for UHF receiver front-end applications," *IEEE Trans. Microw. Theory Tech.*, vol. MTT-33, no. 12, pp. 1548–1554, Dec. 1985.
- [25] S. A. Maas, *Microwave Mixers*, 2nd ed. Norwood, MA: Artech House, 1992.
- [26] Y. Kwon, D. Pavlidis, P. Marsh, G. I. Ng, and T. L. Brock, "Experimental characteristics and performance analysis of monolithic InPbased HEMT mixers at W-band," *IEEE Trans. Microw. Theory Tech.*, vol. 41, no. 1, pp. 1–7, Jan. 1993.
- [27] T. K. Johansen, J. Vidkjaer, and V. Krozer, "Analysis and design of wide-band SiGe HBT active mixers," *IEEE Trans. Microw. Theory Tech.*, vol. 53, no. 7, pp. 2389–2397, Jul. 2005.
- [28] H. Ma, S. J. Fang, F. Lin, and K. S. Tan, "A high performance GaAs MMIC upconverter with an automatic gain control amplifier," in *19th Annu. Gallium Arsenide Integr. Circuit Symp.*, Oct. 1997, pp. 232–235.
- [29] J. H. Lepoff and A. M. Cowley, "Improved intermodulation rejection in mixers," *IEEE Trans. Microw. Theory Tech.*, vol. MTT-14, no. 12, pp. 618–623, Dec. 1966.
- [30] T. W. Kim, B. Kim, and K. Lee, "Highly linear receiver front-end adopting MOSFET transconductance linearization by multiple gated transistors," *IEEE J. Solid-State Circuits*, vol. 35, no. 1, pp. 223–229, Jan. 2004.
- [31] A. Verma, L. Gao, K. K. O, and J. Lin, "A K-band down-conversion mixer with 1.4-GHz bandwidth in 0.13-μm CMOS technology," *IEEE Microw. Wireless Compon. Lett.*, vol. 15, no. 8, pp. 493–495, Aug. 2005.
- [32] Y. Imai, S. Kimura, Y. Umeda, and T. Enoki, "A DC to 38-GHz distributed analog multiplier using InP HEMT's," *IEEE Microw. Guided Wave Lett.*, vol. 4, pp. 399–401, Dec. 1994.
- [33] C. J. Trantanella, "Ultra-small MMIC mixers for K- and Ka-band communications," in *IEEE MTT-S Int. Microw. Symp. Dig.*, Jun. 2000, vol. 2, pp. 647–650.
- [34] C. Trantanella, M. Shifrin, and B. Bedard, "Low cost, plastic encapsulated mixers for C/X-band applications," in 20th Annu. Galliun Arsenide Integr. Circuit Tech. Symp. Dig., Nov. 1998, pp. 131–134.
- [35] W. Durr, U. Erben, A. Schuppen, H. Dietrich, and H. Schumacher, "Low-power low-noise active mixers for 5.7 and 11.2 GHz using commercially available SiGe HBT MMIC technology," *Electron. Lett.*, vol. 34, no. 21, pp. 1994–1996, Oct. 1998.
- [36] K. Osafune and Y. Yamauchi, "20-GHz 5-dB-gain analog multipliers with AlGaAs/GaAs HBT's," *IEEE Trans. Microw. Theory Tech.*, vol. 42, no. 3, pp. 518–520, Mar. 1994.



**Pei-Yuan Chiang** was born in Taichung, Taiwan, in 1983. He received the B.S. and M.S. degrees from in communication engineering from National Chiao Tung University, Hsinchu, Taiwan, in 2006 and 2008, respectively.

His current research focuses on RF and millimeterwave integrated-circuit design.



**Robert Hu** received the B.S.E.E. degree from National Taiwan University, Taipei, Taiwan, in 1990, and the Ph.D. degree from The University of Michigan at Ann Arbor, in 2003.

From 1996 to 1999, he was with Academia Sinica, Taipei, Taiwan, where he was involved with millimeter-wave receivers. From 1999 to 2003, he was with the California Institute of Technology, Pasadena, where he was involved with millimeter-wave wideband receivers. He is currently with the Department of Electronics Engineering,

National Chiao Tung University, Hsinchu, Taiwan. His research interests include microwave and millimeter-wave electronics.



**Chao-Wei Su** was born in Tainan, Taiwan, in 1985. He received the B.S. degree in electrical engineering from National Cheng Kung University, Tainan, Taiwan, in 2007, and the M.S. degree from the Institute of Communication Engineering, National Chiao Tung University, Hsinchu, Taiwan, in 2009.

His current research interests are in the area of microwave and millimeter-wave circuits including lownoise amplifiers, mixers, and multipliers.



**Christina F. Jou** was born in Taipei, Taiwan, in 1957. She received the B.S., M.S., and Ph.D. degrees in electrical engineering from the University of California at Los Angeles (UCLA), in 1980, 1982, and 1987, respectively. Her doctoral thesis concerned the millimeter-wave monolithic Schottky diode-grid frequency doubler.

From 1987 to 1990, she was a member of the Technical Staff of the Microwave Products Division, Hughes Aircraft Company, Torrence, CA, where she was responsible for microwave device modeling. In

1990, she joined National Chiao Tung University, Hsinchu, Taiwan, where she is currently an Associate Professor of communication engineering. Her current research is the development of microwave/RF active circuits and microelectromechanical systems (MEMS) devices.



**Sz-Yun Luo** was born in Chiayi, Taiwan, in 1980. He received the B.S.E.E. degree from Yuan Ze University, Taoyuan, Taiwan, in 2005, and the M.S.E.E. degree from National Chiao Tung University, Hsinchu, Taiwan, in 2007. His master's research concerned different active and passive circuit design using RF-CMOS process.

He is currently with the Walsin Technology Corporation, Taoyuan, Taiwan, where he is engaged in the design of filters and power amplifier modules. His research interest is RF and microwave circuit design.