

# A Nonvolatile InGaZnO Charge-Trapping-Engineered Flash Memory With Good Retention Characteristics

Nai-Chao Su, Shui Jinn Wang, and Albert Chin, *Senior Member, IEEE*

**Abstract**—We report an amorphous indium gallium zinc oxide (a-IGZO) thin-film transistor nonvolatile memory (NVM). This NVM shows a large 1.2-V extrapolated ten-year memory window, along with low 10-V/−12-V program/erase voltage, fast 1-ms/100- $\mu$ s speed, and good endurance. This was achieved using a charge-trap-engineered structure and high- $\kappa$  layers.

**Index Terms**—Charge-trapping-engineered Flash (CTEF), high- $\kappa$ , InGaZnO, metal–oxide–nitride–oxide–semiconductor (MONOS), nonvolatile memory (NVM).

## I. INTRODUCTION

**A**MORPHOUS InGaZnO (IGZO) thin-film transistors (TFTs) have unique advantages of good uniformity like amorphous-Si TFTs and high mobility similar to poly-Si devices. The IGZO TFT is free from high-temperature crystallization and source–drain dopant activation procedure, where such a low-temperature process is vital for flexible display, RFID, and smart cards. For System-on-Panel (SoP) applications, an IGZO-based nonvolatile memory (NVM) is required [1], [2], but the retention loss and cycling decay are the challenges. This is due to the degraded dielectric quality at low process temperatures. In this letter, we have fabricated the charge-trapping Flash of metal–oxide–nitride–oxide–semiconductor (MONOS) [3]–[7] NVM devices on IGZO. Unfortunately, a similar fast retention loss was found. To further improve the memory window and retention, we added a thin SiO<sub>2</sub> layer on both tunnel and blocking layers and formed the charge-trapping-engineered Flash (CTEF) structure [6]. This NVM displays a large extrapolated ten-year memory window of 1.2 V at 25 °C or 0.6 V at 60 °C and good endurance, along with a low 10-V/−12-V program/erase (P/E) voltage and fast 1-ms/100- $\mu$ s speed. To our best knowledge, this is the best reported IGZO-

Manuscript received October 15, 2009; revised November 17, 2009. First published January 12, 2010; current version published February 24, 2010. This work was supported in part by the joint project of the National Science Council of Taiwan and the Japan Science and Technology Agency and helped by the National Nano Device Laboratory. The review of this letter was arranged by Editor C.-P. Chang.

N.-C. Su and S. J. Wang are with the Institute of Microelectronics, Department of Electrical Engineering, National Cheng Kung University, Tainan 701, Taiwan (e-mail: nchs@livemail.tw; sjwang@mail.ncku.edu.tw).

A. Chin is with the Department of Electronics Engineering, National Chiao-Tung University, Hsinchu 300, Taiwan, and also with the Nano-Electronics Consortium of Taiwan, Hsinchu 300, Taiwan (e-mail: albert\_achin@hotmail.com).

Color versions of one or more of the figures in this letter are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/LED.2009.2037986

based NVM device, and that is due to the low defect and large bandgap SiO<sub>2</sub> in CTEF [6] for both retention and erase saturation improvements.

## II. EXPERIMENTAL DETAILS

We used bottom-gate IGZO TFT NVM devices [7], [8]. A 500-nm wet oxide was grown on a 4-in Si wafer to mimic the glasslike insulator substrate [9]. A 50-nm TaN gate electrode was formed by physical vapor deposition (PVD) and patterning, followed by a NH<sub>3</sub><sup>+</sup> treatment to improve the metal-gate/high- $\kappa$  interface [10], [11]. For the MONOS structure, the 20-nm HfLaO, 20-nm HfON, and 6-nm HfLaO were deposited by PVD as the blocking, trapping, and tunnel layers, respectively. For the CTEF device, double 2.5-nm-SiO<sub>2</sub>/12-nm-HfLaO blocking oxides, double 5-nm-Si<sub>3</sub>N<sub>4</sub>/5-nm-HfON trapping layers, and double 4-nm-HfLaO/2.5-nm-SiO<sub>2</sub> tunnel oxides were fabricated by PVD at room temperature. The gate dielectrics were improved by a 400 °C postdeposition anneal in an O<sub>2</sub> ambient. After that, a 40-nm IGZO active channel layer was deposited by RF sputtering using ceramic IGZO target (Ga<sub>2</sub>O<sub>3</sub> : In<sub>2</sub>O<sub>3</sub> : ZnO = 1 : 1 : 1) in a 5% O<sub>2</sub>/Ar ambient. Finally, 300 nm of Al electrodes was deposited on top of IGZO to form the source/drain contact. The fabricated TFT NVM has a gate length and width of 50 and 500  $\mu$ m, respectively. The formed devices were characterized by different P/E tests, retention and cycling experiments in the dark, and an air ambient.

## III. RESULTS AND DISCUSSION

Fig. 1 shows the transfer hysteresis characteristics of an IGZO TFT MONOS device at  $V_d = 1$  V, under very low voltage ( $\pm 8$ –10 V) and fast (1–10 ms) P/E. The initial device shows a reasonably good  $I_{ON}/I_{OFF}$  of  $5 \times 10^5$  and a subthreshold swing of 128 mV/dec. The  $I_d$ - $V_g$  curve shifts toward the positive direction when a  $V_g$  of 8 V was applied for 10 ms and shifts back to the negative direction after a  $V_g$  of −10 V was applied for 10 ms.

Fig. 2(a) and (b) shows the program-and-erase characteristics of IGZO MONOS and CTEF devices. During program,  $V_t$  increases with increasing voltage and time, and the electrons were injected from the n-type IGZO channel through the tunnel oxide. The larger memory window in CTEF is due to the lower  $\Delta E_C$  in HfLaO/SiO<sub>2</sub> for better electron tunneling [6]. Nevertheless, the erase function is more difficult. An erase saturation that is due to trap-assisted gate leakage was found.






Fig. 1.  $I_d$ - $V_g$  curves of IGZO MONOS and CTEF NVM devices under P/E.



(a)



(b)

Fig. 2. (a) Program and (b) erase characteristics of IGZO MONOS and CTEF NVM devices under different voltages and times.

However, this is inevitable even for high-temperature-formed high- $\kappa$  blocking oxide [5], [6] and becomes worse at lower temperature [7]. During erase, the trapped electrons need to be removed over the tunnel oxide to lower  $V_t$ ; alternatively, the minority holes in the depleted IGZO can tunnel into the trapping layer and annihilate the trapped electrons. However, the latter case is less effective due to the wide bandgap of IGZO. From the continuity equation, the lower  $\kappa$  SiO<sub>2</sub> in the HfLaO/SiO<sub>2</sub> tunnel layer of CTEF has a higher electric field which benefits the erase.

Fig. 3 shows the retention characteristics. The IGZO MONOS device shows a memory window of an initial 1.1 V, which decreased rapidly at the first 10<sup>3</sup>-s retention and became gradually stable at longer time. Similar phenomena were also




Fig. 3. Retention characteristics of the IGZO MONOS and CTEF NVM devices.




Fig. 4. Endurance characteristics of the IGZO MONOS and CTEF NVM devices.

found in low-temperature-formed MONOS devices on pentacene [7], which was possibly due to the trap-assisted tunneling via low energy defects in tunnel oxide. In sharp contrast, a good initial memory window of 1.6 V and an extrapolated ten-year window of 1.2 V occurred for the IGZO CTEF device at 10-V/-12-V 1-ms/100- $\mu$ s P/E. Still, a large extrapolated ten-year window of 0.6 V is reached at 60 °C retention. The good retention is due to the small bandgap HfON trapping layer, double HfLaO-SiO<sub>2</sub> energy barriers [12], and higher barrier height and lower defects in SiO<sub>2</sub> than a single high- $\kappa$  layer in MONOS devices [6]. The low P/E voltage reflects the high gate capacitance using high- $\kappa$  layers.

The endurance characteristics of IGZO NVM devices are shown in Fig. 4. The endurance for the CTEF device is significantly better than the MONOS counterpart. The MONOS device failed after 100 cycles but the CTEF can last up to 5000 cycles. The improved cycling characteristics in the CTEF is attributed to the lower energy barrier in the double HfLaO-SiO<sub>2</sub> tunnel layer. Moreover, the excellent endurance of the CTEF device occurs with a small 12% degradation after 10<sup>3</sup> P/E cycles, owing to the fast P/E speed not overstressing the tunnel oxide. To the best of our knowledge, these results are the best reported data for low-temperature-processed NVM devices on IGZO [1], [2].

#### IV. CONCLUSION

We have successfully developed a long-retention and good-endurance IGZO NVM device. This is achieved by using a

CTEF device that has a large 1.2-V extrapolated ten-year memory window, along with low 10-V/–12-V P/E voltage, fast 1-ms/100- $\mu$ s speed, good endurance, and compatible with TFT for SoP application.

#### REFERENCES

- [1] A. Suresh, S. Novak, P. Wellenius, V. Misra, and J. Muth, "Transparent indium gallium zinc oxide transistor based floating gate memory with platinum nanoparticles in the gate dielectric," *Appl. Phys. Lett.*, vol. 94, no. 12, p. 123 501, Mar. 2009.
- [2] H. Yin, S. Kim, H. Lim, Y. Min, C. J. Kim, I. Song, J. Park, S. W. Kim, A. Tikhonovsky, J. Hyun, and Y. Park, "Program/erase characteristics of amorphous gallium indium zinc oxide nonvolatile memory," *IEEE Trans. Electron Devices*, vol. 55, no. 8, pp. 2071–2077, Aug. 2008.
- [3] C. H. Lai, A. Chin, K. C. Chiang, W. J. Yoo, C. F. Cheng, S. P. McAlister, C. C. Chi, and P. Wu, "Novel SiO<sub>2</sub>/AlN/HfAlO/IrO<sub>2</sub> memory with fast erase, large  $\Delta V_{th}$  and good retention," in *VLSI Symp. Tech. Dig.*, 2005, pp. 210–211.
- [4] A. Chin, C. C. Liao, C. Chen, K. C. Chiang, D. S. Yu, W. J. Yoo, G. S. Samudra, T. Wang, I. J. Hsieh, S. P. McAlister, and C. C. Chi, "Low voltage high speed SiO<sub>2</sub>/AlGaIn/AlLaO<sub>3</sub>/TaN memory with good retention," in *IEDM Tech. Dig.*, 2005, pp. 158–161.
- [5] C. H. Lai, A. Chin, H. L. Kao, K. M. Chen, M. Hong, J. Kwo, and C. C. Chi, "Very low voltage SiO<sub>2</sub>/HfON/HfAlO/TaN memory with fast speed and good retention," in *VLSI Symp. Tech. Dig.*, 2006, pp. 44–45.
- [6] S. H. Lin, A. Chin, F. S. Yeh, and S. P. McAlister, "Good 150 °C retention and eraser characteristics in charge-trap-engineered memory having a scaled Si<sub>3</sub>N<sub>4</sub> layer," in *IEDM Tech. Dig.*, 2008, pp. 843–846.
- [7] M. F. Chang, P. T. Lee, S. P. McAlister, and A. Chin, "A flexible organic pentacene nonvolatile memory based on high- $\kappa$  dielectric layers," *Appl. Phys. Lett.*, vol. 93, no. 23, p. 233 302, Dec. 2008.
- [8] M. F. Chang, P. T. Lee, S. P. McAlister, and A. Chin, "Low sub-threshold swing HfLaO/pentacene organic thin film transistors," *IEEE Electron Device Lett.*, vol. 29, no. 3, pp. 215–218, Mar. 2008.
- [9] S. I. Kim, C. J. Kim, J. C. Park, I. Song, S. W. Kim, H. Yin, E. Lee, J. C. Lee, and Y. Park, "High performance oxide thin film transistor with double active layers," in *IEDM Tech. Dig.*, 2008, pp. 73–76.
- [10] C. H. Cheng, H. C. Pan, C. N. Hsiao, C. P. Chou, S. P. McAlister, and A. Chin, "Improved high-temperature leakage in high density MIM capacitors by using a TiLaO dielectric and an Ir electrode," *IEEE Electron Device Lett.*, vol. 28, no. 12, pp. 1095–1097, Dec. 2007.
- [11] K. C. Chiang, C. C. Huang, A. Chin, W. J. Chen, H. L. Kao, M. Hong, and J. Kwo, "High performance micro-crystallized TaN/SrTiO<sub>3</sub>/TaN capacitors for analog and RF applications," in *VLSI Symp. Tech. Dig.*, 2006, pp. 102–103.
- [12] S. H. Lin, H. J. Yang, W. B. Chen, F. S. Yeh, S. P. McAlister, and A. Chin, "Improving the retention and endurance characteristics of charge-trapping memory by using double quantum barriers," *IEEE Trans. Electron Device*, vol. 55, no. 7, pp. 1708–1713, Jul. 2008.