

Home Search Collections Journals About Contact us My IOPscience

Discrete-Dopant-Induced Power-Delay Characteristic Fluctuation in 16 nm Complementary Metal–Oxide–Semiconductor with High Dielectric Constant Material

This content has been downloaded from IOPscience. Please scroll down to see the full text. 2010 Jpn. J. Appl. Phys. 49 04DC02 (http://iopscience.iop.org/1347-4065/49/4S/04DC02) View the table of contents for this issue, or go to the journal homepage for more

Download details:

IP Address: 140.113.38.11 This content was downloaded on 25/04/2014 at 06:06

Please note that terms and conditions apply.

# Discrete-Dopant-Induced Power-Delay Characteristic Fluctuation in 16 nm Complementary Metal–Oxide–Semiconductor with High Dielectric Constant Material

Ming-Hung Han<sup>1</sup>, Yiming Li<sup>1,2,3\*</sup>, and Chih-Hong Hwang<sup>1</sup>

<sup>1</sup> Institute of Communication Engineering, National Chiao Tung University, 1001 Ta-Hsueh Rd., Hsinchu 300, Taiwan <sup>2</sup>Department of Electrical Engineering, National Chiao Tung University, 1001 Ta-Hsueh Rd., Hsinchu 300, Taiwan <sup>3</sup>National Nano Device Laboratories, Hsinchu 300, Taiwan

Received October 6, 2009; accepted December 17, 2009; published online April 20, 2010

In this work, we carry out an experimental validated three-dimensional "atomistic" device-circuit coupled simulation to study the discrete-dopantinduced power and delay fluctuations in 16-nm-gate complementary metal–oxide–semiconductor (CMOS) circuits. The equivalent gate oxide thicknesses (EOTs) of planar CMOS range from 1.2 nm to 0.2 nm. SiO<sub>2</sub> is used at gate oxide thicknesses of 1.2 and 0.8 nm, Al<sub>2</sub>O<sub>3</sub> at an EOT of 0.4 nm, and HfO<sub>2</sub> at an EOT of 0.2 nm. Under the same device threshold voltage, as EOT decreases from 1.2 to 0.2 nm, the fluctuations of threshold voltage and gate capacitance for CMOS transistors are reduced by 43 and 55%, respectively. For the state-of-art nanoscale circuits using high-dielectric constant (high- $\kappa$ ) materials, the delay time fluctuation is suppressed significantly from 0.1 to 0.03 ps. For the power characteristics, although the nominal powers of circuits using high- $\kappa$  dielectrics are increased owing to the increased EOT, the fluctuations of dynamic power, short circuit power, and static power are reduced by 40, 70, and 30%, respectively.

#### DOI: 10.1143/JJAP.49.04DC02

## 1. Introduction

Variability in the characteristics of nanoscale complementary metal-oxide-semiconductor (CMOS) field-effect transistor (FET) becomes a major challenge in scaling down and integration. Local device variation and the uncertainty of signal propagation time have become crucial for the variation of system timing and the determination of clock speed.<sup>1-5)</sup> Yield analysis and optimization, which take into account manufacturing tolerances, model uncertainties, variations in process parameters, and so forth, are known as indispensable components of circuit design. Diverse approaches have recently been proposed to study fluctuationrelated issues in semiconductor devices<sup>6-23)</sup> and circuits.3-5,24-27) To suppress random-dopant-induced fluctuations, various approaches such as those using vertical channel devices,<sup>13,18,19)</sup> channel engineering,<sup>9-11,14,21)</sup> and high-dielectric constant (high- $\kappa$ ) materials<sup>20,23,28</sup>) have been proposed. However, little attention has been focused on the existence of delay and power fluctuations in active devices owing to random dopant placement. Moreover, the effectiveness of using high- $\kappa$  materials as gate dielectrics against delay and power fluctuations is of great interest and may benefit the nano-device technology.

In this study, we for the first time analyze the random dopant effect on delay and power fluctuations for nanoscale CMOS circuits with high- $\kappa$  gate materials. Due to the randomness of dopant position in the devices, the fluctuations of device gate capacitance are nonlinear and difficult to model with current well-known compact models.<sup>24,26)</sup> Thus, a device-circuit coupled simulation approach<sup>4,5,26,29)</sup> is employed. Then, the relationship between equivalent gate oxide thicknesses (EOT) and the fluctuations of device DC and circuit power/delay characteristics are investigated. The accuracy of the developed analyzing technique has been quantitatively verified using the experimentally measured characteristics of 20 nm devices.<sup>20)</sup> The paper is organized as follows. In §2, we describe the analyzing technique for studying the random dopant effect in nanoscale devices and circuits. In §3, we examine the discrete-dopant-induced characteristic fluctuations of the 16-nm-gate device and inverter circuit. Finally, we draw conclusions and suggest future work.

#### 2. Simulation Technique

The nominal channel doping concentration of the devices studied is  $1.48 \times 10^{18}$  cm<sup>-3</sup>. Outside the channel, the doping concentrations in the source/drain and background are  $1.1 \times$  $10^{20}$  and  $1 \times 10^{15}$  cm<sup>-3</sup>, respectively. These devices have a 16 nm gate length, a 16 nm gate width, and a TiN metal electrode with a work function of 4.4 eV. The EOTs of planar n-type MOS (NMOS) FET range from 1.2 to 0.2 nm.  $SiO_2$  is used at gate oxide thicknesses of 1.2 and 0.8 nm, Al<sub>2</sub>O<sub>3</sub> at an EOT of 0.4 nm, and HfO<sub>2</sub> at an EOT of 0.2 nm. The generating approach to discrete dopants follows that in our previous work.<sup>17–20)</sup> Dopants (758) are first randomly generated in a large cube with a size of  $(80 \text{ nm})^3$ , in which the equivalent doping concentration is  $1.48 \times 10^{18} \,\mathrm{cm}^{-3}$ , as shown in Fig. 1(a). The large cube is then partitioned into sub-cubes with a size of  $(16 \text{ nm})^3$ , as illustrated in Figs. 1(b)–1(d), and then equivalently mapped into the channel region of the device channel for the three-dimensional (3D) device simulations with discrete dopants, as shown in Fig. 1(e). On the basis of the statistically generated large-scale doping profiles, we perform device simulation by solving a set of 3D drift-diffusion equations with a densitygradient quantum correction method,<sup>30-32)</sup> which is conducted using a parallel computing system.<sup>33,34)</sup> Notably, in "atomistic" device simulation, the resolution of individual charges within a conventional drift-diffusion simulation using a fine mesh creates problems associated with singularities in Coulomb potential.<sup>16)</sup> The potential becomes too steep when using a fine mesh; therefore, majority carriers are nonphysically trapped by ionized impurities, and mobile carrier density is reduced.<sup>16)</sup> Thus, density-gradient approximation is used to handle discrete charges by properly introducing related quantum-mechanical effects, and cou-



**Fig. 1.** (Color online) (a) Discrete dopants randomly distributed in the large cube with a size of  $(80 \text{ nm})^3$  at an average concentration of  $1.48 \times 10^{18} \text{ cm}^{-3}$ . There are 758 dopants within the large cube, but the number of dopants in sub-cubes with a size of  $(16 \text{ nm})^3$  varies from zero to 14 (with an average of 6) [(b)–(d)]. The sub-cubes are equivalently mapped into the channel region for dopant-position/number-sensitive device simulation and device-circuit coupled simulation [(e)–(g)], where the inverter is used as a test circuit for timing and power variation estimation.

pled with device transport equations. The accuracy of the simulation technique was confirmed by comparing simulated fluctuation results with measurements of experimentally fabricated 20 nm devices.<sup>20)</sup> Figure 1(f) shows the CMOS inverter circuit used as the test circuit for exploring the power/delay characteristic fluctuations in nanoscale CMOS circuits. Similarly, we can generate discrete-dopant-fluctuated devices for p-type MOS (PMOS) FET following the flow illustrated in Figs. 1(a)-1(d). Then, pairs of discretedopant-fluctuated NMOS and PMOS devices are randomly selected and are used for the examination of circuit characteristics fluctuations. To fairly compare the NMOS-/ PMOS-induced characteristic fluctuations and eliminate the effect of transistor size on the fluctuations, the dimensions, channel doping concentration, and threshold voltage  $(V_{th})$  of the NMOS and PMOS devices are the same. Similarly, to compare the devices of different EOTs on the same basis, the  $V_{\rm th}$  of the explored devices are adjusted to 140 mV by changing the source and drain doping concentration. Since there is no well-established compact model for such ultrasmall nanoscale devices, and for capturing the discretedopant-position-induced fluctuations, a device-circuit-coupled simulation approach<sup>4,5,26,29</sup> is used, as shown in



**Fig. 2.** (Color online) Threshold voltage fluctuations with different high- $\kappa$  materials for (a) NMOS and (b) PMOS.

Fig. 1(g). The circuit nodal equations of the test circuit are formulated and then directly coupled to the device transport equations (in the form of a large matrix containing the circuit and device equations) solved simultaneously to obtain the circuit characteristics.

#### 3. Results and Discussion

In this section, the device and circuit characteristic fluctuations are investigated in terms of  $V_{\text{th}}$ , and gate capacitance  $(C_g)$ , delay, and power. We then compare the dependence of characteristic fluctuations on equivalent oxide thickness. Figures 2(a) and 2(b) show the threshold voltage fluctuation  $(\sigma V_{\text{th}})$  as a function of EOT for 16-nm-gate NMOS and PMOS transistors, respectively. The results show that the random-dopant-induced fluctuations can be suppressed by decreasing equivalent oxide thickness. Our result does not follow the analytic formula:<sup>12</sup>

$$\sigma V_{\rm th,RDF} = 3.19 \times 10^{-8} \frac{t_{\rm ox} N_{\rm A}^{0.401}}{\sqrt{WL}}$$

because the  $V_{\rm th}$  of the explored transistors are calibrated to 140 mV. The tendency is still the same with a different slope. Since the channel doping concentrations of the studied devices are the same, the drain-induced barrier lowering (DIBL) is suppressed using high- $\kappa$  dielectrics, as shown in Fig. 3. The RDF-fluctuated gate capacitance fluctuation  $(\sigma C_g)$  with different EOTs are presented in Figs. 4(a)-4(d), where the solid line is the nominal device characteristics with 16-nm-gate length and width,  $1.48 \times 10^{18} \text{ cm}^{-3}$  channel doping, 4.4 eV workfunction, and the dashed lines are devices characteristics with fluctuations. As EOT decreases, the diversity of C-V curves is reduced. Figures 5(a)-5(b), 5(c)-5(d), and 5(e)-5(f) show the summaries of nominal  $C_g$ ,  $\sigma C_{\rm g}$ , and normalized  $\sigma C_{\rm g}$ , respectively. The drain and gate biases are 0.5 and 1 V. The nominal  $C_{\rm g}$  of different high- $\kappa$ materials increases as the equivalent oxide thickness



**Fig. 3.** (Color online) Drain-induced barrier lowering (DIBL) with different high- $\kappa$  materials for (a) NMOS and (b) PMOS.



**Fig. 4.** (Color online) C-V characteristics for transistors of (a) 1.2, (b) 0.8, (c) 0.4, and (d) 0.2 nm EOTs.

decreases. Although the magnitude of  $\sigma C_g$  increases with increasing  $C_g$ , normalized  $\sigma C_g$  is reduced due to the enhanced channel controllability by the decreased EOT. The use of high- $\kappa$  dielectrics is effective to suppress both device DC and AC characteristic fluctuations.

Figures 6(a) and 6(b) present the nominal high-to-low delay time ( $t_{\rm HL}$ ), low-to-high delay time ( $t_{\rm LH}$ ) of inverters with different EOTs. Both the delay times are reduced due to the larger driving current induced by smaller equivalent gate oxide thickness. Notably, we herein use the gate capacitance of transistor as the load capacitance ( $C_{\rm load}$ ) and focused on the device intrinsic parameter fluctuations induced circuit variability. The result of the nominal propagation delay may be changed as we take an additional load capacitance into consideration. High-to-low delay time, low-to-high delay time fluctuations ( $\sigma t_{\rm HL}/\sigma t_{\rm LH}$ ) and nor-



**Fig. 5.** [(a) and (b)] nominal gate capacitance, [(c) and (d)] gate capacitance fluctuation, and [(e) and (f)] normalized gate capacitance fluctuation for NMOS and PMOS with different high- $\kappa$  materials.



**Fig. 6.**  $t_{HL}/t_{LH}$  [(a) and (b)],  $\sigma t_{HL}/\sigma t_{LH}$  [(c) and (d)], and normalized  $\sigma t_{HL}/\sigma t_{LH}$  [(e) and (f)] of inverters with different high- $\kappa$  materials.

malized  $\sigma t_{\rm HL}/\sigma t_{\rm LH}$  with respect to different EOTs are shown in Figs. 6(c)–6(f). Since the  $t_{\rm HL}$  and  $t_{\rm LH}$  are dependent on  $V_{\rm th}$  for NMOS and PMOS transistors, the trend of  $\sigma t_{\rm HL}/\sigma t_{\rm LH}$ follows the  $\sigma V_{\rm th,NMOS}$  and  $\sigma V_{\rm th,PMOS}$ , respectively. Therefore, as shown in Fig. 6, the delay time fluctuation is



Fig. 7. Summarized power dissipations for the explored 16-nm-gate CMOS inverter.

suppressed as EOT decreased. As EOT decreases from 1.2 to 0.2 nm, the normalized  $\sigma t_{\rm HL}$  and  $\sigma t_{\rm LH}$  are suppressed by factors of 2.5 and 3.1, respectively. Figure 7 exhibits the nominal power dissipation for the studied inverters. Total power ( $P_{\rm total}$ ) consists of dynamic power ( $P_{\rm dyn}$ ), short circuit power ( $P_{\rm sc}$ ), and static power ( $P_{\rm stat}$ ). Their definitions are given by

$$P_{\rm dyn} = C_{\rm load} V_{\rm dd}^2 f_{0\to 1},\tag{1}$$

$$P_{\rm sc} = f_{0\to 1} V_{\rm DD} \int_T I_{\rm sc}(\tau) \, d\tau, \qquad (2)$$

$$P_{\rm stat} = V_{\rm DD} I_{\rm leakage},\tag{3}$$

where  $f_{0\to 1}$  is the clock rate.  $I_{sc}$  is the short circuit current, which is observed as both NMOSFET and PMOSFET are turned on resulting in a DC path between the power rails. Tis the switching period.  $I_{\text{leakage}}$  is the leakage current that flows between the power rails in the absence of switching activity. Short circuit power is determined by the time of existence of the DC path between the power rails and short circuit current. Since V<sub>th</sub> for the explored devices are calibrated,  $P_{sc}$  is then determined by  $I_{sc}$ , and  $I_{sc}$  is dependent on the saturation current of the devices.  $P_{dyn}$  and  $P_{sc}$  are the two significant factors in total power consumption, and they increases as EOT decreases owing to the increased device gate capacitance. The corresponding power fluctuations are further explored in Fig. 8. Figures 8(a) and 8(b) show the dynamic power fluctuations ( $\sigma P_{dyn}$ ) and normalized  $\sigma P_{dyn}$ of the bulk planar MOSFET inverter circuits. Similar to the trend of gate capacitance fluctuation,  $\sigma P_{dyn}$  increases and normalized  $\sigma P_{dyn}$  decreases as the EOT decreases. Figures 8(c) and 8(d) display the short circuit power fluctuation ( $\sigma P_{sc}$ ) and normalized  $\sigma P_{sc}$ . Short circuit power is defined by the time of existence of the DC path between the power rails and short circuit current, and depends on the threshold voltage of NMOS and PMOS. The trend of short circuit power fluctuations is therefore similar to that of  $\sigma V_{\text{th}}$ . Figures 8(e) and 8(f) show the static power fluctuation  $(\sigma P_{\text{stat}})$  and the normalized  $\sigma P_{\text{stat}}$ . Since leakage current is an exponential function of  $V_{\rm th}$  ( $I_{\rm leakage} \propto \exp(-qV_{\rm th}/nkT)$ ), static power fluctuation becomes significant even though static power is not an important part in total power dissipation.<sup>35)</sup> Our result shows that the use of a high- $\kappa$ material can not significantly reduce delay time and power fluctuations at the same time.



**Fig. 8.** Fluctuations of (a) dynamic power, (b) short circuit power, (c) static power, and their normalized values [(d)–(f)] for CMOS inverter of different ETOs.

### 4. Conclusions

In this study, we have investigated the random-dopantinduced delay and power characteristic fluctuations in nanoscale CMOS circuits of different EOTs. Under the same device threshold voltage, as EOT decreases from 1.2 to 0.2 nm, the fluctuations of threshold voltage and gate capacitance for CMOS transistors are reduced by 43% and 55%, respectively. Although the nominal value of gate capacitance increases with increasing dielectric constant, their normalized fluctuations induced by discrete dopants are decreased due to the enhanced channel controllability. For the delay time and power fluctuations, as EOT decreases from 1.2 to 0.2 nm, the normalized  $\sigma t_{\rm HL}$  and  $\sigma t_{\rm LH}$  are suppressed by factors of 2.5 and 3.1, respectively. The trend of  $\sigma t_{\rm HL}/\sigma t_{\rm LH}$  follows those of  $\sigma V_{\rm th,NMOS}$  and  $\sigma V_{\rm th,PMOS}$ . For the power characteristics, although the nominal powers of circuits fabricated using high- $\kappa$  dielectrics are increased due to the increased EOT, the fluctuations of dynamic power, short circuit power, and static power are reduced by 40, 70, and 30%, respectively.

#### Acknowledgments

This work was supported in part by National Science Council (NSC), Taiwan under contract NSC-97-2221-E-009-154-MY2.

D. J. Frank, Y. Taur, and H.-S. P. Wong: Symp. VLSI Technology Tech. Dig., 1999, p. 169.

H.-S. Wong, Y. Taur, and D. J. Frank: Microelectron. Reliab. 38 (1998) 1447.

B. Cheng, S. Roy, G. Roy, A. Brown, and A. Asenov: Proc. 36th European Solid-State Device Research Conf., 2006, p. 258.

- 5) Y. Li and C.-H. Hwang: IEEE Trans. Microwave Theory Tech. 56 (2008) 2726.
- 6) R. W. Keyes: Appl. Phys. 8 (1975) 251.
- P. Francis, A. Terao, and D. Flandre: IEEE Trans. Electron Devices 41 (1994) 715.
- X.-H. Tang, V. K. De, and J. D. Meindl: IEEE Trans. VLSI Syst. 5 (1997) 369.
- 9) K. Takeuchi, T. Tatsumi, and A. Furukawa: IEDM Tech. Dig., 1997, p. 841.
- 10) P. A. Stolk, F. P. Widdershoven, and D. B. M. Klaassen: IEEE Trans. Electron Devices 45 (1998) 1960.
- K. Noda, T. Tatsumi, T. Uchida, K. Nakajima, H. Miyamoto, and C. Hu: IEEE Trans. Electron Devices 45 (1998) 809.
- 12) A. Asenov: IEEE Trans. Electron Devices 45 (1998) 2505.
- 13) W. J. Gross, D. Vasileska, and D. K. Ferry: IEEE Electron Device Lett. 20 (1999) 463.
- 14) A. Asenov and S. Saini: IEEE Trans. Electron Devices 46 (1999) 1718.
- Y. Yasuda, M. Takamiya, and T. Hiramoto: IEEE Trans. Electron Devices 47 (2000) 1838.
- 16) N. Sano and M. Tomizawa: Appl. Phys. Lett. 79 (2001) 2267.
- 17) Y. Li and S.-M. Yu: Jpn. J. Appl. Phys. 45 (2006) 6860.
- 18) Y. Li and C.-H. Hwang: J. Appl. Phys. 102 (2007) 084509.
- 19) Y. Li, C.-H. Hwang, and H.-W. Cheng: Jpn. J. Appl. Phys. 47 (2008) 2580.
- 20) Y. Li, S.-M. Yu, J.-R. Hwang, and F.-L. Yang: IEEE Trans. Electron

Devices 55 (2008) 1449.

- 21) Y. Li and S.-M. Yu: IEEE Trans. Semicond. Manuf. 20 (2007) 432.
- 22) A. Brown and A. Asenov: J. Comput. Electron. 7 (2008) 124.
- 23) Y. Li, C.-H. Hwang, and H.-W. Cheng: Microelectron. Eng. 86 (2009) 277.
- 24) H. Mahmoodi, S. Mukhopadhyay, and K. Roy: IEEE J. Solid-State Circuits 40 (2005) 1787.
- 25) R. Tanabe, Y. Ashizawa, and H. Oka: Proc. Int. Conf. Simulation of Semiconductor Processes and Devices, 2006, p. 103.
- 26) Y. Li, C.-H. Hwang, and T.-Y. Li: IEEE Trans. Electron Devices 56 (2009) 1588.
- 27) Y. Li, C.-H. Hwang, and H.-W. Cheng: Jpn. J. Appl. Phys. 48 (2009) 04C051.
- 28) S. K. Springer, S. Lee, N. Lu, E. J. Nowak, J.-O. Plouchart, J. S. Watts, R. Q. Williams, and N. Zamdmer: IEEE Trans. Electron Devices 53 (2006) 2168.
- 29) Y. Li: Appl. Math. Comput. 184 (2007) 73.
- 30) M. G. Ancona and H. F. Tiersten: Phys. Rev. B 35 (1987) 7959.
- 31) T.-W. Tang, X. Wang, and Y. Li: J. Comput. Electron. 1 (2002) 389.
- 32) G. Roy, A. R. Brown, A. Asenov, and S. Roy: J. Comput. Electron. 2 (2003) 323.
- 33) Y. Li and S.-M. Yu: J. Comput. Appl. Math. 175 (2005) 87.
- 34) Y. Li, H.-M. Lu, T.-W. Tang, and S. M. Sze: Math. Comput. Simulation 62 (2003) 413.
- 35) G. Jie, S. S. Sapatnekar, and C. Kim: Proc. Int. Conf. Design Automation, 2007, p. 87.