

Home Search Collections Journals About Contact us My IOPscience

Tungsten Oxide Resistive Memory Using Rapid Thermal Oxidation of Tungsten Plugs

This content has been downloaded from IOPscience. Please scroll down to see the full text.

2010 Jpn. J. Appl. Phys. 49 04DD17

(http://iopscience.iop.org/1347-4065/49/4S/04DD17)

View the table of contents for this issue, or go to the journal homepage for more

Download details:

IP Address: 140.113.38.11

This content was downloaded on 25/04/2014 at 06:19

Please note that terms and conditions apply.

Tungsten Oxide Resistive Memory Using Rapid Thermal Oxidation of Tungsten Plugs

Erh-Kun Lai^{1,2*}, Wei-Chih Chien^{1,3}, Yi-Chou Chen¹, Tian-Jue Hong¹, Yu-Yu Lin¹, Kuo-Pin Chang¹, Yeong-Der Yao⁴, Pang Lin³, Sheng-Fu Horng², Jeng Gong², Shih-Chang Tsai¹, Ching-Hsiung Lee¹, Sheng-Hui Hsieh¹, Chun-Fu Chen¹, Yen-Hao Shih¹, Kuang-Yeu Hsieh¹, Rich Liu¹, and Chih-Yuan Lu¹

Received October 6, 2009; accepted December 24, 2009; published online April 20, 2010

A complementary metal oxide semiconductor (CMOS)-compatible WO_x based resistive memory has been developed. The WO_x memory layer is made from rapid thermal oxidation of W plugs. The device performs excellent electrical properties. The switching speed is extremely fast (~2 ns) and the programming voltage (<1.4 V) is low. For single-level cell (SLC) operation, the device shows a large resistance window, and 10^8 -cycle endurance. For multi-level cell (MLC) operation, it demonstrates 2-bit/cell storage with the endurance up to 10000 times. The rapid thermal oxidation (RTO) WO_x resistance random access memory (RRAM) is very promising for both high-density and embedded memory applications. © 2010 The Japan Society of Applied Physics

DOI: 10.1143/JJAP.49.04DD17

1. Introduction


Recently, resistance-based memories have attracted much attention for high-density memory applications because of its simple structure, small cell size, high speed operation, low power consumption, and potential for three dimension (3D) stacking.¹⁾ Many transition metal oxides, such as TiO_x , ^{2,3)} MoO_x , ⁴⁾ NiO_x , ^{1,5)} CuO_x , TaO_x , and CoO_x , ⁶⁾ have been investigated. WO_r is attractive because it requires only one extra mask with no new equipment or new material needed.⁷⁾ Besides, WO_x resistance random access memory (RRAM) element is easily fabricated in a self-aligned process by converting a portion of the W plug into WO_x. Moreover, the process is compatible to both aluminum and copper back-end-of-line (BEOL) processes. These make the WO_x RRAM suitable for both stand-alone memory and embedded applications. In this work, 8 we report a new WO_x RRAM formed by rapid thermal oxidation (RTO) of the W plugs. The new device preserves the low voltage and high speed operation of plasma oxidized WOx, but in addition provides tighter resistance distribution and larger resistance window.

2. Experimental Methods

Figure 1(a) shows the cross sectional transmission electron microscope (TEM) image of a RTO WO_x resistive memory cell. The WO_x fabrication process, as shown in Fig. 1(b), follows the conventional back-end-of-line (BEOL) W-plug process. The RTO process converts the top portion of the W plugs into the WO_x memory layer. The oxidation step is 60 s in oxygen ambient at 500 °C. The temperature ramping rate is $10 \, ^{\circ}$ C/s, and the cooling rate is $15 \, ^{\circ}$ C/s. The thickness of WO_x under the above RTO condition is about 660 Å. We noticed that the top portion of the adhesion TiN layer is also converted into high resistive TiNO_x. Since the initial resistance of the WO_x RRAM is around 500 Ω , the much higher parallel resistance of TiNO_x has no effect on the WO_x switching behaviors.

3. Results and Discussion

It was reported that the WO_r RRAM devices using plasma



Bottom Electrode
TiN and W Fill in Hole
W-CMP and Cleaning
RTO 500°C Oxidation, 60 s
Top Electrode

(b)

Fig. 1. (Color online) (a) The cross sectional TEM image of a 500 $^{\circ}$ C RTO WO $_{x}$ device. (b) The process flow for the self-aligned RTO WO $_{x}$ RRAM.

oxidation WO_x require a forming process to reduce the operation voltages.⁷⁾ Similarly, the new memory device using RTO WO_x also requires a forming process before it exhibits RRAM switching behavior. After applying a forming pulse $(3.5\,\text{V}/50\,\text{ns})$ to the cells, the resistance increases from the initial $500\,\Omega$ to several tens of $k\Omega$. The programming voltage then decreases to 1 V, where the device resistance starts to increase from the low resistance state (LRS) to the high resistance state (HRS), as shown in Fig. 2. The resistance saturates at $\sim 60\,k\Omega$ when the programming voltage exceeds $1.8\,\text{V}$. The resistance window of the new RTO WO_x device is $10\times$ of the plasma oxidation WO_x device,⁹⁾ a clear indication of strong dependence of the oxidation process.

¹Macronix International Co., Ltd., 16 Li-Hsin Road, Science Park, Hsinchu 300, Taiwan, R.O.C.

²Institute of Electronics Engineering, National Tsing Hua University, Hsinchu 300, Taiwan, R.O.C.

³Department of Materials Science and Engineering, National Chiao Tung University, Hsinchu 300, Taiwan, R.O.C.

⁴Department of Physics and Institute of Applied Science and Engineering, Fu Jen University, Taipei 242, Taiwan, R.O.C.

^{*}E-mail address: eklai@mxic.com.tw




Fig. 2. (Color online) R-V characteristics of a RTO WO_x RRAM device after the forming process. The forming process can reduce the operation voltages to as low as 1 V. The device cell size is $0.16\,\mu m$ diameter, the cell area is $0.020\,\mu m^2$.




Fig. 3. (Color online) The resistance window increases as the contact size shrinks. All the devices are treated with the forming process $(3.5 \, \text{V}/50 \, \text{ns})$ before the test.

Figure 3 shows the resistance vs voltage (R-V) curves from the cells with different contact sizes. The contact sizes were measured after contact etching. All the cells received the same forming process before their R-V curves were collected. The cell with a smaller contact shows a lager resistance window while the cell with a larger contact size shows very little resistance change after the programming pulses. From our previous work⁷⁾ by plasma oxidation method, there are WO2, W2O5, and WO3 coexisted. Although the devices in this work are fabricated by RTP method, the film structure might be similar. The resistivity of WO₃ is significant higher than those of WO₂, and W₂O₅. After forming, we believe that a shallow WO3 rich high resistance layer is formed at the interface of the WO_r and the top electrode. The resistance can be given by the equation, $R = \rho L/A$, where ρ is the resistivity, L is the length, and A is cross-sectional area. Assuming the resistivity and the layer keeps the same; theoretically the resistance is reverse proportional to the cross-sectional area is higher. In Fig. 3, a resistance after forming is lower when the cross-sectional area is larger. Anyway, some offset is also observed. The micro-structural fluctuation in film thickness and composition may be the reason the offset.

To further test the cell distribution across a wafer, we measured 50 RTO WO_x cells at different locations. Figure 4 shows programming voltages required for successful SET




Fig. 4. (Color online) Voltage distributions from 50 memory cells for successful RESET and successful SET operations. The memory cells are at different locations on the same wafer. The RESET and SET pulses are 50 ns. The device cell size is $0.16\,\mu m$ diameter, the cell area is $0.020\,\mu m^2$.

and successful RESET operations to the 50 cells. A successful SET operation reduces the cell resistance to below $10 \,\mathrm{k}\Omega$; a successful RESET raises the resistance to higher than $50 \,\mathrm{k}\Omega$. The SET operation, which changes the cell from HRS to LRS, uses a pulse of the opposite polarity as the RESET operation. The pulse amplitude must be high enough to bring the device resistance to below $10\,k\Omega$. In Fig. 4, the tight distributions for both the RESET voltage and the SET voltage imply that the RTO process is quite uniform. Since W Plug and RTO processes are quite mature in CMOS technology, the process control of the new RTO WO_r RRAM is much easier than that of the previous WO_r devices using plasma oxidation. The voltages for the forming process (\leq 3.5 V), the RESET operation and SET operation are low (<2 V), the high voltage circuits and the corresponding charge pumping circuits in the conventional Flash memories are not needed. This greatly reduces the process complexity as well as the chip size. The good process control makes the WOx RTO RRAM very interesting for embedded applications as well.

The new RTO WO_x devices show excellent cycling endurance when a program verify operation is introduced. The program verify operation gives extra programming pulses when a cell does not pass the verification. This ensures that the cycled devices have consistent resistance window over time. A fixed resistance window (from 10 to $50 \,\mathrm{k}\Omega$) can be maintained very well even after 10^8 cycles $(1.4 \,\mathrm{V}, 50 \,\mathrm{ns}$ for RESET and $-1 \,\mathrm{V}, 50 \,\mathrm{ns}$ for SET), as shown in Fig. 5(a). Reducing the RESET pulse amplitude (from $1.4 \,\mathrm{to} \,1\,\mathrm{V}$) can improve the endurance by one order of magnitude to $10^9 \,\mathrm{cycles}$ at the cost of smaller resistance window (from 50 to $20 \,\mathrm{k}\Omega$) ($1 \,\mathrm{V}, \,50 \,\mathrm{ns}$ for RESET and $-1 \,\mathrm{V}, \,50 \,\mathrm{ns}$ for SET), as shown in Fig. 5(b).

In order to examine the high frequency responses of the RTO WO_x RRAM devices, a customized high-speed tester¹⁰⁾ is used. The tester is capable of outputting any pulse width and height with the shortest pulse width down to 2 ns. The impedance is carefully matched in order to minimize the reflecting pulses. Figure 6 shows the transient current vs voltage (I–V) characteristics for the RESET operation, and Fig. 7 shows the transient characteristics for the SET operation. The RESET pulse width is only 2 ns and the equivalent current density is about $3.4 \times 10^6 \,\text{A/cm}^2$. After




Fig. 5. (Color online) (a) Cycling endurance of a WO_x memory cell. With the program verify, the resistance window between HRS and LRS is well separated even after 10^8 cycles. (b) If the RESET pulse amplitude is reduced, the endurance can be further improved to > 10^9 cycles while the resistance window is smaller.




Fig. 6. (Color online) Time resolved voltage and current traces of a typical RESET operation. The RESET pulse width is 2 ns, and the current density is about 3.4×10^6 A/cm².




Fig. 7. (Color online) Time resolved voltage and current traces of a typical SET operation. The SET current density is about 3.3 x 10⁶ A/cm².

the RESET pulse, the device resistance was raised from 14.97 to $51.99 \, \mathrm{k}\Omega$, which indicates that the pulse is sufficient for a successful RESET operation. The SET operation is completed by another 2 ns pulse with the opposite polarity. The estimated current density is $3.3 \times 10^6 \, \mathrm{A/cm^2}$. After the SET pulse, the cell resistance decreases from 56.45 to




Fig. 8. (Color online) Transient RESET/SET currents with respect to different pulse widths. The test conditions are RESET pulse height is 1.5 V, SET pulse height is -1.2 V. The device cell size is $0.16\,\mu m$ diameter, the cell area is $0.020\,\mu m^2$.




Fig. 9. (Color online) The corresponding resistance readout after RESET/SET operations with various pulse widths. The test conditions are RESET pulse height is 1.5 V, SET pulse height is $-1.2\,V$. The device cell size is $0.16\,\mu m$ diameter, the cell area is $0.020\,\mu m^2$.

 $14.34 \, k\Omega$. The very fast operations suggest that the new RTO WO_x RRAM has the potential for dynamic random access memory (DRAM)-like applications.

The transient currents for the RESET and the SET operations with respect to different pulse widths (ranging from 2 to 100 ns) are shown in Fig. 8. The corresponding resistances after the RESET or the SET operation are shown in Fig. 9. We found that the RESET currents increase slightly as the pulse width increases while the final resistances stay unchanged. On the other hand, the SET current increased by 2× as the SET pulse width increased from 2 to 100 ns. A longer SET pulse gives a lower SET resistance due to more set power through a cell. Comparing the information included in Figs. 3, 8, and 9, we can observe that the pulse voltage is a sufficient parameter to control the RESET resistance (Fig. 3), while the RESET resistance keeps almost the same when the pulse width varies from 2 to 100 ns (Fig. 9). Increasing the SET pulse width can decrease the SET resistance to about 50% and increase the resistance window. Anyway, the current needed is also almost doubled (Fig. 8). From Fig. 3, it is also observed that when the device diameter is scaled down, the resistance window is enhanced, which is beneficial for further scaling.

We have further examined the feasibility of multi-level cell (MLC) operation for the new RTO WO_x RRAM since it shows a larger resistance window than its predecessor,




Fig. 10. (Color online) Resistance readout for four different levels in a cycling test. With sophisticated verify mechanism, 10⁴ cycles are achievable. The three RESET states (01,10,11) are programmed by positive pulses with different amplitudes, and the SET level (00) is programmed by a negative pulse.

the plasma oxidation WO_x . Two intermediate states (states 10 and 01) are placed between the LRS ($10\,\mathrm{k}\Omega$) and the HRS ($40\,\mathrm{k}\Omega$) for 2-bit/cell operation. A more than $7\,\mathrm{k}\Omega$ resistance window is maintained for any two adjacent states. The LRS is achieved by a $-1.2\,\mathrm{V}$, 50 ns SET pulse. The HRS 01, 10, and 11 are obtained by applying 50 ns of 1, 1.2, and 1.4 V pulses, respectively. Sophisticated verify mechanisms are also developed in order to keep the device resistance staying in the pre-defined ranges. With this MLC program verify, more than 10^4 cycles is demonstrated, as shown in Fig. 10.

Finally, we check the resistance stability against continuous read operations. Figure 11 shows that the cell has good immunity to read disturb for all the four states for 1,000 s if the read voltage is kept \leq 0.5 V. Note that the typical read voltage is only 0.25 V.

4. Conclusions

Tungsten plugs and RTO are mature IC processes. They enable a new and CMOS-compatible WO_x-based RRAM. For single-level cell (SLC) operation, excellent cycling endurance (up to 10^8 times), fast switching speed (~2 ns), and low voltage (1.4 V) programming are demonstrated. For MLC operation, 2-bit/cell storage with more than 10000 cycling endurance and stable resistance readout over time




Fig. 11. (Color online) Read disturb test for the four levels. All the states are immune to any resistance drift as long as the read voltage is kept below 0.5 V. The typical read voltage is 0.25 V.

are demonstrated. This new RTO WO_x RRAM is promising for both high density storage and embedded memory applications.

- Y. Ogimoto, Y. Tamai, M. Kawasaki, and Y. Tokura: Appl. Phys. Lett. 90 (2007) 143515.
- K. M. Kim, B. J. Choi, and C. S. Hwang: Appl. Phys. Lett. 90 (2007) 242906.
- 3) R. G. Sharpe and P. W. Palmer: J. Appl. Phys. 79 (1996) 8565.
- D. S. Lee, D. J. Seong, I. Jo, F. Xiang, R. Dong, S. J. Oh, and H. S. Hwang: Appl. Phys. Lett. 90 (2007) 122104.
- C. B. Lee, B. S. Kang, M. J. Lee, S. E. Ahn, G. Stefanovich, W. X. Xianyu, K. H. Kim, J. H. Hur, H. X. Yin, Y. Park, I. K. Yoo, J. B. Park, and B. H. Park: Appl. Phys. Lett. 91 (2007) 082104.
- H. Shima, F. Takano, H. Akinaga, Y. Tamai, I. H. Inoue, and H. Takagi: Appl. Phys. Lett. 91 (2007) 012901.
- C. H. Ho, E. K. Lai, M. D. Lee, C. L. Pan, Y. D. Yao, K. Y. Hsieh, R. Liu, and C. Y. Lu: Symp. VLSI Technology, 2007, p. 228.
- 8) W. C. Chien, Y. C. Chen, E. K. Lai, Y. Y. Lin, K. P. Chang, Y. D. Yao, P. Lin, J. Gong, S. C. Tsai, C. H. Lee, S. H. Hsieh, C. F. Chen, Y. H. Shih, K. Y. Hsieh, R. Liu, and C. Y. Lu: present at Solid State Devices and Materials, 2009, G-7-3.
- W. C. Chien, Y. C. Chen, K. P. Chang, E. K. Lai, Y. D. Yao, P. Lin, J. Gong, S. C. Tsai, S. H. Hsieh, C. F. Chen, K. Y. Hsieh, R. Liu, and C. Y. Lu: IMW Tech. Dig., 2009, 2B-01.
- Y. C. Chen, Y. Y. Lin, S. H. Chen, C. T. Rettner, S. Raoux, H. Y. Cheng,
 G. W. Burr, D. Krebs, H. L. Lung, and C. H. Lam: EPCOS, 2008, F-01.