

Home Search Collections Journals About Contact us My IOPscience

The Role of High-κ TiHfO Gate Dielectric in Sputtered ZnO Thin-Film Transistors

This content has been downloaded from IOPscience. Please scroll down to see the full text. 2010 Jpn. J. Appl. Phys. 49 04DA12 (http://iopscience.iop.org/1347-4065/49/4S/04DA12) View the table of contents for this issue, or go to the journal homepage for more

Download details:

IP Address: 140.113.38.11 This content was downloaded on 25/04/2014 at 06:20

Please note that terms and conditions apply.

# The Role of High- $\kappa$ TiHfO Gate Dielectric in Sputtered ZnO Thin-Film Transistors

Nai-Chao Su, Shui-Jinn Wang\*, Chin-Chuan Huang, Yu-Han Chen, Hao-Yuan Huang, Chen-Kuo Chiang, Chien-Hung Wu, and Albert Chin<sup>1</sup>

Institute of Microelectronics, Department of Electrical Engineering, National Cheng Kung University, No. 1, University Rd., Tainan, Taiwan 701, R.O.C. <sup>1</sup>Department of Electronics Engineering, National Chiao-Tung University, University System of Taiwan, No. 1001, University Rd., Hsinchu, Taiwan 300, R.O.C.

Received October 4, 2009; accepted December 1, 2009; published online April 20, 2010

In this study, we demonstrate the role of a titanium hafnium oxide (TiHfO) gate dielectric in improving the overall electronic performance of a ZnO thin-film transistor (TFT). Ti<sub>x</sub>Hf<sub>1-x</sub>O (x = 0.63) was fabricated by the rf co-sputtering technique. Using TiHfO as the gate dielectric, the device fabricated in this study exhibits a threshold voltage of 0.34 V, a subthreshold swing of 0.23 V/dec, a field-effect mobility of 2.1 cm<sup>2</sup> V<sup>-1</sup> s<sup>-1</sup>, and an ON/OFF current ratio of 10<sup>5</sup>. The small subthreshold swing and low positive threshold voltage are attributed to the higher value of  $\kappa$  of 40 for the dielectric. This result enables device operation below 2 V, allowing its use in low-power driving circuits in display applications.

#### DOI: 10.1143/JJAP.49.04DA12

# 1. Introduction

Recently, ZnO thin-film transistors (TFTs) have become emerging devices in the fields of microelectronics and optoelectronics.<sup>1-18)</sup> Owing to their good device performance, low-cost fabrication process, and their potential for realizing transparent and flexible active circuits, ZnO TFTs are strongly expected to replace conventional silicon TFTs for many applications such as display backplanes and even driving circuits. Silicon oxide (SiO<sub>2</sub>),<sup>3-8)</sup> silicon nitride  $(Si_3N_4)$ ,<sup>9-11)</sup> and aluminum oxide  $(Al_2O_3)^{12-14)}$  have been conventionally adopted as the gate insulators of ZnO TFTs since they are convenient for device fabrication. However, the low dielectric constants of these dielectrics lead to poor gate control over the driving current, resulting in ZnO TFTs suffering from a high threshold voltage  $(V_T)$ , poor subthreshold swing (SS), and high operation voltage. A promising approach to solving these problems and realizing highperformance ZnO TFTs is to enhance the gate capacitances of TFTs. In this regard, it is preferable to introduce dielectric materials with a higher  $\kappa$  value, since lowering the physical thickness of conventional gate insulators will worsen the gate leakage.

Recently, considerable effort has been devoted to investigating suitable high- $\kappa$  materials for the gate dielectrics of ZnO TFTs.<sup>15–18)</sup> A high- $\kappa$  material must meet a variety of requirements to be suitable for the gate insulator for fieldeffect devices with a metal-oxide-semiconductor (MOS) structure such as metal-oxide-semiconductor field-effect transistors (MOSFETs) or TFTs. These requirements include a sufficient wide bandgap, a suitable band offset relative to the channel material, low trap density, high thermodynamic stability, simple process compatibility, and predictable reliability.<sup>19)</sup> Among the numerous high- $\kappa$  dielectrics, HfO<sub>2</sub> has good electronic properties and high thermal stability but only a moderate  $\kappa$  value. TiO<sub>2</sub> is known for its much higher  $\kappa$  value than other binary oxide materials, but its disadvantage is its relatively narrow bandgap, which is responsible for the worse gate leakage current due to the higher probability of Schottky emission. The other problem of pure  $TiO_2$  is its low crystallization temperature; the crystallization of TiO<sub>2</sub>

Fig. 1. (Color online) Schematic diagram of the bottom-gate ZnO TFT with TiHfO gate dielectric.

usually leads to a dramatic increase in leakage current.<sup>20)</sup> The mixture of TiO<sub>2</sub> with another medium- $\kappa$  dielectric is expected to simultaneously result in an elevated dielectric constant, an acceptable bandgap, and a higher crystallization temperature.<sup>20–24)</sup> In this study, we integrate HfO<sub>2</sub> into TiO<sub>2</sub>, and the ternary oxide TiHfO exhibits a  $\kappa$  value of 40 with an acceptable gate leakage.<sup>22–24)</sup> Using the TiHfO gate dielectric, this ZnO TFT exhibits the promising results of a low  $V_{\rm T}$  of 0.34 V, a small *SS* of 0.23 V/dec, an average  $I_{\rm on}/I_{\rm off}$  ratio of 10<sup>5</sup>, and an average  $\mu_{\rm FE}$  of 2.1 cm<sup>2</sup> V<sup>-1</sup> s<sup>-1</sup>.

### 2. Experiments

Figure 1 shows a schematic cross-sectional view of a bottom-gate ZnO TFT. A Si wafer with a 500-nm-thick wet oxide on it was used as the substrate. Then a 50-nmthick TaN layer was deposited by reactive sputtering as the bottom gate electrode. Before the deposition of the high- $\kappa$ gate dielectric, NH3<sup>+</sup> plasma treatment was applied to improve the TaN/high- $\kappa$  interface. This treatment can effectively reduce the gate leakage and preserve the high capacitance density.<sup>20)</sup> This was followed by the deposition of a 50-nm-thick TiHfO film by rf co-sputtering using TiO<sub>2</sub> and HfO<sub>2</sub> targets in a gas mixture of O<sub>2</sub>/Ar with ratio 1 sccm/10 sccm. To form a denser texture and repair the defects in the high- $\kappa$  dielectric, the prepared samples were subjected to post-deposition annealing (PDA) in oxygen ambient at 300-600 °C to evaluate the effect of temperature on the defects in the high- $\kappa$  dielectric and device character-

AI ZnO AI TiHfO TaN SiO<sub>2</sub> Si

<sup>\*</sup>E-mail address: sjwang@mail.ncku.edu.tw



**Fig. 2.** (a) C-V and (b) J-V characteristics of TaN/TiHfO/Al capacitors annealed at different PDA temperatures.

istics. After that, a ZnO film was deposited by sputtering using a ZnO target (99.99%) at room temperature in an Ar/O<sub>2</sub> (10 : 1) 10 mTorr gas mixture. Finally, 300-nm-thick Al was deposited using a thermal coater to form the source and drain contacts. For expedience, all device patterns were defined through shadow masks with a gate size of  $50 \times 500 \,\mu\text{m}^2$ , without regard to the effects of lithographic and etching processes. To evaluate the properties of the high- $\kappa$  material, metal-insulator-metal (MIM) capacitors were also fabricated to estimate the gate capacitance and gate leakage current. The devices were characterized by current density-voltage (*J*–*V*) and capacitance-voltage (*C*–*V*) measurements using an HP4156C semiconductor parameter analyzer and an HP4284A precision LCR meter, respectively.

## 3. Results and Discussion

Figure 2 shows the *C*–*V* and *J*–*V* characteristics of the prepared TaN/TiHfO/Al MIM capacitors. From the capacitance density of 7 fF/ $\mu$ m<sup>2</sup> and the physical thickness of 50 nm, we estimated that this TiHfO dielectric has a high  $\kappa$  value of about 40, which could greatly improve the driving current of ZnO TFTs. The leakage current of the capacitor annealed at 500 °C is about two orders of magnitude lower than that of the capacitors annealed at 300 and 400 °C. However, the capacitor annealed at 600 °C did not exhibits



Fig. 3. (Color online) (a) XRD analysis of TiHfO films annealed at 300-600 °C and AFM image of the TiHfO top surface on the TaN/SiO<sub>2</sub>/Si substrate. (b) XPS spectrum of a TiHfO film annealed at 500 °C.

normal C-V and J-V characteristics, probably due to the degradation of the bottom TaN gate upon heating at a relatively high temperature for a long time. Figure 3(a) shows the result of X-ray diffraction (XRD) analysis of TiHfO films annealed at 300-600 °C. The amorphous TiHfO after PDA is helpful for reducing the gate leakage current. In the inset of Fig. 3(a), we show an atomic force microscopy (AFM) image of the surface of a TiHfO film deposited on the bottom TaN gate. The surface roughness of an insulator has a direct impact on the interface between the gate and channel for a bottom-gate TFT. The root-meansquare (RMS) roughness of 0.63 nm revealed by this image is negligible compared with the 50 nm thickness of the insulator. Figure 3(b) shows the X-ray photoelectron spectroscopy (XPS) spectrum of  $Ti_rH_{1-r}O$  after 500 °C annealing in O<sub>2</sub> ambient for 30 min. The existence of Ti, Hf, and O is clearly shown in the XPS spectrum, from which the composition was determined to be Ti<sub>0.63</sub>Hf<sub>0.37</sub>O. This composition is consistent with our previous studies on MIM dynamic random access memories (DRAMs),<sup>23,24)</sup> in which excess TiO<sub>2</sub> was shown to cause a severe leakage problem while an insufficient amount of TiO<sub>2</sub> resulted in no appreciable increase in the  $\kappa$  value. This composition gives a reasonable  $\kappa$  value of 40, which is between the values of 25 for HfO<sub>2</sub> and 50-80 for TiO<sub>2</sub>.<sup>19)</sup> Figure 4 shows a comparison of  $I_D - V_G$  characteristics for ZnO TFTs with high



**Fig. 4.** Comparison of  $I_D-V_G$  characteristics of ZnO TFTs with TiHfO gate dielectric annealed at 300–500 °C.



Fig. 5. Output characteristics of a ZnO TFT after PDA at the optimal temperature of 500 °C. The dimensions of W/L are  $500\,\mu m/50\,\mu m$ .

 $\kappa$  annealed at 300–500 °C. The reverse leakage current was about two orders of magnitude higher after annealing at 300 and 400 °C than after annealing at 500 °C, probably because more unrepaired defects exist after lower-temperature treatment. Figure 5 shows the output characteristics of a ZnO TFT for a gate voltage ranging from 0 to 2 V with steps of 0.4 V. These curves demonstrate typical enhancement-mode operation with a hard saturation phenomenon under operation at a small  $V_{\rm G}$  and  $V_{\rm D}$  of less than 2 V. We attempted to fabricate a ZnO TFT that can operate under 2 V. Currently, when considering the commonly used display devices such as liquid crystal displays (LCDs), electronic paper, and organic light-emitting diodes (OLEDs), 2V seems too low. However, as a step toward realizing displays with low operation voltages, and hence low power consumption, it is important to achieve TFTs that can operate under 2 V. We chose a dielectric thickness of 50 nm with consideration of the target voltage of 2 V. In particular, this thickness resulted in a sufficiently low gate leakage current at voltages of less than 2 V. Figure 6 shows the transfer characteristics of a ZnO TFT annealed the optimal temperature of 500 °C. The OFF current is about  $10^{-10}$  A and the ON/OFF ratio of drain current  $(I_{on}/I_{off})$  is approximately 10<sup>5</sup>. The fieldeffect mobility ( $\mu_{\rm FE}$ ) can be extracted using the following equation:



**Fig. 6.** (Color online) Transfer characteristics of a ZnO TFT after PDA at the optimal temperature of 500 °C.  $\mu_{\rm FE}$  and  $V_{\rm T}$  were determined from the linear  $I_{\rm D}^{1/2}$  vs  $V_{\rm G}$  plot.

$$I_{\rm D} = \frac{C_{\rm i} \mu_{\rm FE} W_{\rm G}}{2L_{\rm G}} (V_{\rm G} - V_{\rm T})^2, \qquad (1)$$

where  $C_i$  is the gate capacitance per unit area of the gate insulator,  $W_G$  is the channel width,  $L_G$  is the channel length, and  $V_T$  is the threshold voltage. This device exhibited a low  $V_T$  of 0.34 V and an acceptable  $\mu_{FE}$  of 2.1 cm<sup>2</sup> V<sup>-1</sup> s<sup>-1</sup>, which were obtained by curve fitting to the plot of  $I_D^{1/2}-V_G$ . This mobility is satisfactory for LCD pixel transistors since it is better than that of hydrogenated amorphous silicon (a-Si:H), which has a typical mobility of below 1 cm<sup>2</sup> V<sup>-1</sup> s<sup>-1</sup>, and has been used in TFTs.<sup>25)</sup>

The subthreshold swing (SS) can also be determined from the transfer curve using the following definition:

$$SS = \frac{dV_{\rm G}}{d\log I_{\rm D}} \tag{2}$$

From the transfer characteristics shown in Fig. 6, a small SS of 0.23 V/dec is acquired.

Table I shows a comparison of the major characteristics of ZnO TFTs with various gate dielectric materials. The performance of the TiHfO ZnO TFT is comparable to that of other devices. This device has a higher mobility than devices based on SiN<sub>x</sub>, Al<sub>2</sub>O<sub>3</sub>, CeSiO<sub>x</sub>/PVP and HfO<sub>2</sub> gate dielectrics, possibly due to the smaller roughness of the high- $\kappa$ /ZnO interface (as a result of NH<sub>3</sub> plasma treatment) and the lower bulk trap density in high- $\kappa$  dielectric (resulting from the relatively thin gate dielectric). In addition to the merit of low operation voltage, the ZnO TFT with a TiHfO gate dielectric also exhibits a steep subthreshold swing, and a small positive threshold voltage. The SS of TFTs can also be expressed by the following equation:<sup>26</sup>

$$SS = \frac{kT}{q} \ln 10 \left( 1 + \frac{C_{\rm it} + C_{\rm dep}}{C_{\rm i}} \right),\tag{3}$$

where  $C_{it}$ ,  $C_{dep}$ , and  $C_i$  are the interface charge capacitance, depletion capacitance, and gate insulator capacitance, respectively. Therefore, a desired small SS can be obtained by directly increasing  $C_i$  ( $C_i = \varepsilon_{high-\kappa}/t$ , where  $\varepsilon_{high-\kappa}$  and tare the dielectric constant and thickness of the insulator, respectively), which we achieved by using TiHfO, whose  $\kappa$ is 40, in this work.

 Table I.
 Comparison of ZnO TFTs with various gate dielectrics.

	TiHfO (This work)	SiO <sub>2</sub> <sup>8)</sup>	$\mathrm{SiN}_{x}^{(9)}$	Al <sub>2</sub> O <sub>3</sub> <sup>13)</sup>	$CeSiO_x/PVP^{15}$	HfO <sub>2</sub> <sup>18)</sup>
Thickness (nm)	50	110	180	160	50/40	100
$\mu_{\rm FE}~({\rm cm}^2{\rm V}^{-1}{\rm s}^{-1})$	2.1	15	1.698	1.13	0.48	1.3
$V_{\rm T}$ (V)	0.34	5	2.5	0.8	0.3	0.3
SS (V/dec)	0.23	_	3.82	1.65	_	0.5
$I_{ m on}/I_{ m off}$	$10^{5}$	107	10 <sup>5</sup>	106	$5 \times 10^3$	10 <sup>6</sup>
Operation voltage (V)	2	30	10	30	3	7



Fig. 7. (Color online) Typical shift in transfer characteristic upon application of gate bias stress of +2 V for  $10^4 s$ .

Although the value of  $V_{\rm T}$  for an oxide semiconductor TFT is strongly affected by the formation conditions of the active layer such as the fabrication technique used,<sup>2)</sup> the atomic composition,<sup>3)</sup> and the physical thickness,<sup>7)</sup> etc., an enhancement mode operation is usually favored in the circuit design. Moreover, the lowering of  $V_{\rm T}$  for an enhancement mode TFT is greatly required, which can also be achieved by increasing  $C_{\rm i}$  as indicated by the following expression:<sup>26)</sup>

$$V_{\rm T} = \phi_{\rm ms} - \frac{Q_{\rm tot}}{C_{\rm i}} - \frac{Q_{\rm dep}}{C_{\rm i}} + 2\phi_{\rm F},\tag{4}$$

where  $\phi_{\rm ms}$  is the work function difference between the gate metal and the semiconductor,  $\phi_{\rm F}$  is related to the Fermi level and the intrinsic level of the semiconductor,  $Q_{\rm tot}$  is the total oxide charge, and  $Q_{\rm dep}$  is the depletion charge. As a result, a higher capacitance may result in a lower threshold voltage.

The electrical stability of the ZnO TFT was evaluated under constant gate bias stress. Figure 7 shows a comparison of two transfer characteristics of a virgin TFT device before and after stress. After a 2 V stress on the gate for  $10^4$  s, the transfer curve shifted in the positive direction, causing change in threshold voltage ( $\Delta V_T$ ) of 0.29 V, which was calculated from the characteristics in the inset of Fig. 7. The slopes of these two transfer curves are almost unchanged, which indicates that no significant interface states are created by the process of gate bias stress. Figure 8 shows the variation of  $\Delta V_T$  with the duration of bias stress for different applied voltages. It can be seen that  $\Delta V_T$  increases with increasing duration of bias stress and increasing magnitude of the applied positive voltage. A negative bias stress does not cause any change in  $\Delta V_T$  since the negative



Fig. 8. Variation of  ${\bigtriangleup}\,V_T$  with the duration of stress for different applied biases.

bias tends to deplete the n-type channel, and hence no available carriers are trapped in the dielectric or interface to alter  $V_{\rm T}$ .

#### 4. Conclusions

High-performance bottom-gate ZnO TFTs with high- $\kappa$ TiHfO as a gate insulator with an acceptable  $\mu_{\rm FE}$  of 2.1 cm<sup>2</sup> V<sup>-1</sup> s<sup>-1</sup>, a low  $V_{\rm T}$  of 0.34 V, a small SS of 0.23 V/dec, and a average  $I_{\rm on}/I_{\rm off}$  of 10<sup>5</sup> have been fabricated and characterized. The excellent SS and the low positive  $V_{\rm T}$  are due to the high  $\kappa$  value of the TiHfO gate insulator. These results reveal that TiHfO is a promising gate dielectric material for ZnO TFTs applied in display backplanes.

## Acknowledgments

This work was supported by the National Science Council (NSC) of Taiwan, Republic of China, under contract numbers NSC 98-2218-E-009-004, and NSC 96-2221-E-006-285-MY3. The authors would like to thank the Advanced Optoelectronic Technology Center and the Center for Micro/Nano Science and Technology, National Cheng Kung University, Taiwan, and National Nano Device Laboratory for access to equipment and technical support.

4) C. C. Liu, Y. S. Chen, and J. J. Huang: Electron. Lett. 42 (2006) 824.

E. Fortunato, A. Goncalves, A. Pimentel, P. Barquinha, G. Goncalves, L. Pereira, I. Ferreira, and R. Martins: Appl. Phys. A 96 (2009) 197.

E. Fortunato, P. Barquinha, A. Pimentel, A. Goncalves, A. Marques, L. Pereira, and R. Martins: Thin Solid Films 487 (2005) 205.

S. Masuda, K. Kitamura, Y. Okumura, and S. Miyatake: J. Appl. Phys. 93 (2003) 1624.

- P. F. Carcia, R. S. Mclean, M. H. Reilly, and G. Nunes, Jr.: Appl. Phys. Lett. 82 (2003) 1117.
- J. Jo, O. Seo, E. Jeong, H. Seo, B. Lee, and Y. I. Choi: Jpn. J. Appl. Phys. 46 (2007) 2493.
- 7) B. Y. Oh, M. C. Jeong, M. H. Ham, and J. M. Myoung: Semicond. Sci. Technol. 22 (2007) 608.
- 8) J. Jo, O. Seo, H. Choi, and B. Lee: Appl. Phys. Express 1 (2008) 041202.
- 9) R. Navamathavan, E. J. Yang, J. H. Lim, D. K. Hwang, J. Y. Oh, J. H. Yang, J. H. Jang, and S. J. Park: J. Electrochem. Soc. 153 (2006) G385.
- K. Remashan, D. K. Hwang, S. J. Park, and J. H. Jang: Jpn. J. Appl. Phys. 47 (2008) 2848.
- 11) H. H. Hsieh and C. C. Wu: Appl. Phys. Lett. 91 (2007) 013502.
- 12) M. S. Oh, D. K. Hwang, K. Lee, S. Im, and S. Yi: Appl. Phys. Lett. 90 (2007) 173511.
- 13) S. H. K. Park, C. S. Hwang, H. Y. Jeong, H. Y. Chu, and K. I. Cho: Electrochem. Solid-State Lett. 11 (2008) H10.
- 14) J. Sun, D. A. Mourey, D. Zhao, S. K. Park, S. F. Nelson, D. H. Levy, D. Freeman, P. Cowdery-Corvan, L. Tutt, and T. N. Jackson: IEEE Electron Device Lett. 29 (2008) 721.
- 15) K. Lee, J. H. Kim, S. Im, C. S. Kim, and H. K. Baik: Appl. Phys. Lett. 89 (2006) 133507.
- 16) S. H. Cha, M. S. Oh, K. H. Lee, S. Im, B. H. Lee, and M. M. Sung: Appl.

Phys. Lett. 92 (2008) 023506.

- 17) K. Lee, K. Kim, K. H. Lee, G. Lee, M. S. Oh, J.-M. Choi, S. Im, S. Jang, and E. Kim: Appl. Phys. Lett. **93** (2008) 193514.
- 18) H. J. H. Chen and B. B. L. Yeh: Jpn. J. Appl. Phys. 48 (2009) 031103.
- 19) G. D. Wilk, R. M. Wallace, and J. M. Anthony: J. Appl. Phys. 89 (2001) 5243.
- 20) K. C. Chiang, C. C. Huang, A. Chin, W. J. Chen, H. L. Kao, M. Hong, and J. Kwo: Symp. VLSI Technology Dig., 2006, p. 102.
- 21) K. C. Chiang, A. Chin, C. H. Lai, W. J. Chen, C. F. Cheng, B. F. Hung, and C. C. Liao: Symp. VLSI Technology Dig., 2005, p. 62.
- 22) K. C. Chiang, C. C. Huang, H. C. Pan, C. N. Hsiao, J. W. Lin, I. J. Hsieh, C. H. Cheng, C. P. Chou, A. Chin, H. L. Hwang, and S. P. McAlister: J. Electrochem. Soc. 154 (2007) G54.
- 23) C. H. Cheng, K. C. Chiang, H. C. Pan, C. N. Hsiao, C. P. Chou, S. P. McAlister, and A. Chin: Jpn. J. Appl. Phys. 46 (2007) 7300.
- 24) C. H. Cheng, H. C. Pan, C. C. Huang, C. P. Chou, C. N. Hsiao, J. Hu, M. Hwang, T. Arikado, S. P. McAlister, and A. Chin: IEEE Electron Device Lett. 29 (2008) 1105.
- 25) Y. Kuo: *Thin Film Transistors—Materials and Processes* (Kluwer Academic, Norwell, NA, 2004) Vol. 1, Chap. 2, p. 32.
- 26) Y. Taur and T. H. Ning: Fundamentals of Modern VLSI Devices (Cambridge University Press, Cambridge, U.K., 1998) 2nd ed., Chap. 3.