# A K-Band CMOS Quadrature Frequency Tripler Using Sub-Harmonic Mixer

Chien-Nan Kuo, Member, IEEE, Huan-Sheng Chen, and Tzu-Chao Yan

Abstract—A low-power frequency tripler is designed by using the sub-harmonic mixer configuration for K-band applications. The proposed circuit features quadrature signal generation, applicable to LO signal synthesis in millimeter-wave wireless transceivers. It achieves conversion gain of -5.7 dB at the output frequency of 21 GHz. Implemented in a 0.18  $\mu m$  CMOS technology, the circuit consumes power of 7.5 mW with 1.5 V supply voltage. The entire die occupies an area of  $1000\times1050~\mu m^2$ .

Index Terms—Doubler, frequency mixing, frequency multiplication, tripler.

#### I. INTRODUCTION

REQUENCY multiplication is a popular method to generate a high-frequency signal from the harmonic outputs of a low-frequency fundamental source. The frequency doubler is widely used, but a frequency tripler is better for high frequency signal generation. It can be found useful, for example, for LO signal generation in a 60 GHz wireless transceiver [1].

Traditionally tripler design often relies on the nonlinear device characteristic of a diode or transistor in overdriven configurations [2]. Injection of the fundamental input signal produces the third-order harmonic output in the clipped output waveform. Typically it requires large power consumption to enhance the nonlinear efficiency. Proposed in [3] is a time-waveform shaping technique. It enhances the third-order harmonic by pulling the output voltage three times in each fundamental cycle. This approach becomes less efficient in millimeter-wave frequencies limited by transistor switching. Another technique is an indirect method by injection locking to a free-running oscillator around the third-order harmonic frequency [4]. It consumes less power since only a small harmonic output level is required from the nonlinear generator. But injection locking usually occurs in a very limited frequency range.

In this work, a CMOS quadrature frequency tripler is proposed using frequency mixing. Sub-harmonic mixers are applied to produce the third-order harmonic output. The concept has been proved recently [5]. Additionally, the proposed circuit features quadrature signal generation with coupled I/Q signal paths. This novel architecture achieves maximum conversion

Manuscript received May 01, 2009; revised September 01, 2009. Current version published December 04, 2009. This work was supported by the National Science Council of Taiwan under Grant NSC 97-2220-E009-010, the MediaTek Center at NCTU, the ITRI JDR center at NCTU, by the Chip Implementation Center (CIC), and by Ansoft Corp.

The authors are with the Department of Electronic Engineering, National Chiao-Tung University (NCTU), Hsinchu 300, Taiwan (e-mail: cnkuo@mail.nctu.edu.tw).

Color versions of one or more of the figures in this letter are available online at http://ieeexplore.ieee.org.

Digital Object Identifier 10.1109/LMWC.2009.2033529




Fig. 1. Block diagram of the proposed frequency tripler.

gain (C.G.). The technique is verified by a K-band signal generator in a 0.18  $\mu m$  CMOS technology. Using single-balance design, the circuit achieves frequency multiplication very power efficiently.

### II. TRIPLER DESIGN

The block diagram of the proposed frequency tripler is as shown in Fig. 1. The tripler features quadrature signals at both the input and output. The fundamental quadrature I/Q input signals at the frequency  $f_0$  are first used to generate the second-order harmonics at  $2f_0$  by frequency doublers. Then the doubler outputs are mixed with the fundamentals to produce the quadrature third-order harmonic outputs at the frequency  $3f_0$ . Bandpass filters are placed at the mixer outputs to suppress undesired spurs. As explained later, cross-coupling between I and Q paths not only keeps the quadrature characteristic but also allows maximum frequency conversion efficiency.

In circuit implementation, the frequency doubler and the mixer can be realized in a cascode configuration, known as the sub-harmonic mixer [6]. The schematic of the tripler core circuit as a single-balance mixer is shown in Fig. 2. This current-reuse topology is advantageous in low power consumption. Two differential input signals,  $V_1$  and  $V_2$ , of the same magnitude are fed into two transistor pairs. The bottom transistor pair  $(M_{L1}, M_{L2})$  forms an efficient frequency doubler. It generates the output current at  $2f_0$  to drive the top source-coupled differential pair  $(M_{U1}, M_{U2})$ , which works as the switching stage of the mixer. This mixer produces the third-order harmonic by frequency up-conversion of current commutation.

Circuit operation relies on the second-order nonlinearity in both transistor pairs. To maximize the efficiency of frequency conversion, each transistor should be biased at the gate voltage for the maximum voltage derivative of device transconductance ( $g_{\rm m}'$ ). Besides, the input signals to the two transistor pairs are at the same frequency in this circuit, different from the operation in a typical sub-harmonic mixer. The phase difference between  $V_1$  and  $V_2$  critically determines the frequency conversion gain. Fig. 3 shows the simulation result of the normalized third-order




Fig. 2. Schematic of the tripler core circuit, including the doubler and the mixer.




Fig. 3. Contour plot of the normalized third-order harmonic output current by sweeping the two input signals at the frequency of 7 GHz.

output current by sweeping the two input signals at  $f_0 = 7 \, \mathrm{GHz}$ . The output current is insensitive to the magnitude imbalance. The mixer generates very small output current if the signals are in phase and maximum output current if the voltages are around  $\pm 90$  degrees out of phase. It was found that the optimal phase difference moves close to  $\pm 90$  degrees as the operation frequency decreases. Therefore, the tripler circuit requires a pair of quadrature I/Q input signals. Furthermore, the output current phases of the two core circuits in Fig. 1 are also in quadrature to each other. This property is very useful for LO generation.

The mixer load affects the tripler conversion gain [7]. It is observed that the load impedance should be low at the frequencies  $f_0$  and  $2f_0$ , while high at  $3f_0$ . A bandpass filter provides the required impedance condition and suppresses out-of-band spurs as well. It is implemented by a resonator utilizing an inductor and the parasitic capacitor at the output node.

## III. MEASUREMENT RESULTS

The tripler circuit is designed and fabricated in a 0.18  $\mu m$  CMOS technology. The die micrograph is shown in Fig. 4, occupying an area of  $1000\times1050~\mu m^2$ , but the I/Q tripler circuit only takes  $740\times230~\mu m^2$ . An off-chip  $90^\circ$  hybrid coupler is used to produce the two quadrature input signals,  $I_{f0}$  and  $Q_{f0}$ . Two on-chip Marchand baluns at the input convert the signal into the differential format to drive the tripler, one for I path and the other for Q path. Open-drain buffers are used at the mixer output for the measurement purpose. Based on simulations, the balun and buffer introduce extra signal loss of 16.7 dB at 7 GHz.




Fig. 4. Micrograph of the fabricated frequency tripler.




Fig. 5. Snapshot of measured raw data showing the output spectra with the input signal at 7 GHz. (Note: cable loss is not calibrated yet.)




Fig. 6. (a) Power transfer at input/output frequency of 7/21 GHz, and (b) frequency response of conversion gain. (Note:  $P_{\rm in}$  is the power level at the balun input.)

In a fully integrated environment, the signal loss could be eliminated with direct I/Q inputs. In this work, the input signal power  $P_{\rm in}$  only can be calibrated to the balun input during measurements. The conversion gain of the tripler is thus calculated by subtraction of the simulated loss.

Fig. 5 shows a snapshot of the measured output spectrum with an input signal of 10 dBm at 7 GHz. The power level at the chip output is -12.4 dBm after calibration of cable loss. The calculated conversion gain achieves -5.7 dB, excluding the balun and buffer. The power transfer curve is plotted in Fig. 6(a). The output power increases as the input signal level increases, but eventually saturates at  $P_{\rm in}$  of 14 dBm. The curve slope is close to 2, corresponding to the sub-harmonic mixer operation. The




Fig. 7. Measured harmonic rejection ratios (HRR) with  $P_{\rm in}$  = 10 dBm.




Fig. 8. Measured phase noise of input and output signals.

frequency response of the conversion gain with  $P_{\rm in}=10~\rm dBm$  is plotted in Fig. 6(b). The maximum conversion gain occurs at the output frequency of 21 GHz.

Ideally the output signal only appears at  $3f_0$ . Frequency mixing inevitably introduces undesired spurs. To identify signal purity, a parameter of the harmonic rejection ratio (HRR) is defined as

$$HRR_{\rm n} = 20 \log \left( \left| \frac{3 \text{rd-order harmonic output}}{\text{n}^{\text{th}-order harmonic output}} \right| \right)$$
 (1)

where n refers to the nth-order harmonic. Fig. 7 show the measured HRR of several harmonic outputs. The HRRs of the first-order, second-order, and fourth-order with the input signal of 7 GHz are 22.44 dBc, 16.1 dBc and 20.18 dBc, respectively. Since the circuit is fully differential, the second-order leakage is not critical in practical applications.

The measured phase noise of the input and output signal is shown in Fig. 8. The phase noise measured at 1 MHz offset of the 7 GHz input signal source and the third-order output are  $-140.5~\mathrm{dBc/Hz}$  and  $-130.5~\mathrm{dBc/Hz}$ , respectively. This difference, around 10 dB, is consistent over the offset frequency range below 1 MHz. This difference agrees well with the theoretical value of 9.5 dB corresponding to the multiplication ratio of 3. The increased noise floor above 1 MHz is likely due to the noise of this tripler. With  $V_{\rm DD}=1.5~\mathrm{V}$ , the tripler in operation consumes a power of 7.5 mW with  $P_{\rm in}=10~\mathrm{dBm}$ . Table I summarizes the performance comparison between the proposed tripler and published results in literature [8].

TABLE I
PERFORMANCE SUMMARY AND COMPARISON

Ref.	This Work	[2]	[3]	[8]
Technology	CMOS 0.18 µm	SiGe HBT	CMOS 0.18 µm	рНЕМТ
Fundamental frequency $f_0$	6~8 GHz (42.8%)	8 GHz	1.7~2.25 GHz (28%)	12.67 GHz
C.G.	-5.7 dB	-9 dB	-5.6 dB	-3.4 dB
HRR1	22.44 dBc	7 dBc	11 dBc	30 dBc
HRR2	16.1 dBc	15 dBc	9 dBc	10 dBc
HRR4	20.18 dBc	N/A	20 dBc	N/A
P <sub>dc</sub>	7.5 mW*	92.4 mW	27 mW	14.7 mW
P <sub>out,sat</sub>	-7.7 dBm	-8 dBm	-2 dBm	+4.7dBm
Output phase	Quadrature	Differential	Single	Single
Phase noise degradation	10 dB	9 dB	9.75 dB	9±1 dB
Chip size (Core)	$740 \times 230$ $\mu\text{m}^2$	N/A	$250 \times 230$ $\mu m^2$	N/A
Chip size	1000 ×	600 × 300	420 × 420	1500× 2000
(Full)	1050 μm <sup>2</sup>	μm <sup>2</sup> **	$\mu \text{m}^2$	$\mu m^2$

<sup>\*</sup>Power consumption includes I/Q paths (core) with the input power of 10 dBm at the balun input. Power consumption of buffers is 32.13 mW.

#### IV. CONCLUSION

A novel CMOS quadrature frequency tripler using sub-harmonic mixers is proposed to efficiently generate the third-order harmonic of the input frequency. The proposed tripler produces quadrature output signals, while drawing the lowest power level of 7.5 mW with 1.5 V supply, as compared to other works. It can be applied to signal generation in the millimeter-wave applications.

## REFERENCES

- B. A. Floyd, "A 16–18.8-GHz sub-integer-N frequency synthesizer for 60-GHz transceivers," *IEEE J. Solid-State Circuits*, vol. 43, no. 5, pp. 1076–1086, May 2008.
- [2] M. Danesh, F. Gruson, P. Abele, and H. Schumacher, "Differential VCO and frequency tripler using SiGe HBTs for the 24 GHz ISM band," in *IEEE RF Integrated Circuits Symp.*, Philadelphia, PA, Jun. 2003, pp. 277–280.
- [3] Y. Zheng and C. E. Saavedra, "A broadband CMOS frequency tripler using a third-harmonic enhanced technique," *IEEE J. Solid-State Circuits*, vol. 42, no. 10, pp. 2197–2303, Oct. 2007.
- [4] M.-C. Chen and C.-Y. Wu, "Design and analysis of CMOS subharmonic injection-locked frequency triplers," *IEEE Trans. Microw. Theory Tech.*, vol. 56, no. 8, pp. 1869–1878, Aug. 2008.
- [5] B. R. Jackson, F. Mazzilli, and C. E. Saavedra, "A frequency tripler using a subharmonic mixer and fundamental cancellation," *IEEE Trans. Microw. Theory Tech.*, vol. 57, no. 5, pp. 1083–1090, May 2009.
- [6] Z. Zhang, Z. Chen, L. Tsui, and J. Lau, "A 930 MHz CMOS DC-offset free direct-conversion 4-FSK receiver," in *IEEE Int. Solid-State Circuits Conf.*, San Francisco, CA, Feb. 2001, pp. 290–291.
- [7] J. E. Johnson, G. R. Branner, and J.-P. Mima, "Design and optimization of large conversion gain active microwave frequency triplers," *IEEE Microw. Wireless Compon. Lett.*, vol. 15, no. 7, pp. 457–459, Jul. 2005.
- [8] A. Boudiaf, D. Bachelet, and C. Rumelhard, "A high-efficiency and low-phase-noise 38-GHz pHEMT MMIC tripler," *IEEE Trans. Microw. Theory Tech.*, vol. 48, no. 12, pp. 2546–2553, Dec. 2000.

<sup>\*\*</sup>Including VCO and tripler.