

Delta-Sigma 調變器之錯誤診斷


研究生：陳威憲

指導教授：李崇仁 博士

國立交通大學

電子工程學系 電子研究所碩士班

摘要



本論文中，我們提出一個新的測試方法，在沒有輸入測試圖樣情況下藉著量測積分器的輸出電壓診斷 delta-sigma 調變器的錯誤。根據推論與電路模擬驗證，此測試方法對於放大器的 offset 與電容比值具有很高的正確度，即使當電路有多個錯誤發生。最後我們提出了 delta-sigma 調變器，應用於數位類比轉換器的 code edge 量測上。它使用 delta-sigma 調變的特性，藉著觀察 PCM 碼的輸出結果就能正確地量測待測數位類比轉換器的輸出直流電壓準位。在 UMC0.18 製程實現此電路的實驗模擬結果，顯示測得數位類比轉換器的 code edge 9bits 的精確度。我們也提出了一個改進的方法，藉著在待測數位類比轉換器的輸出連接放大器，可以有效地增加解析度。

Fault Diagnosis for Delta-Sigma Modulator


Student : Wei-Xian Chen

Advisor : Prof. Chung-Len Lee

Department of Electronics Engineering & Institute of Electronics

National Chiao Tung University

Abstract



In this thesis, we proposed a new test method to diagnose faults in the delta-sigma modulator by measuring output voltage of integrator without input test pattern. The theoretical and simulation results show that this method has a very high accuracy to determine operation amplifier offsets and capacitor ratios even when the circuit has multiple faults. Finally, we present an application of the delta-sigma modulator circuit as a code edge measurement circuit for DAC. It uses delta-sigma modulation property to accurately measure a DC voltage level which could be the output of a DAC-under-test by observing the output of the PCM code. Experimental results on an implemented circuit with UMC0.18 technology show that it can give this measuring circuit a 9-bits resolution for the DAC code edge. We also supply improved method

can be effectively increased the resolution by connecting an amplifier stage at the output of the DAC-under-test.



誌 謝

謹在此獻上最誠摯的謝意，感謝指導教授李崇仁老師在論文研究上提供寶貴的建議與細心指導，而得以順利完成碩士論文。

感謝中央大學陳竹一老師對論文研究上所提供的寶貴意見，及 Testing Group 的明學、世平、淑敏等學長姐們在研究上與生活上的照顧。另外特別感謝陪我一路走完研究所的俊言、誌華與建明等好同學們，你們幫了我很多忙阿!!! 還有劉坪學弟也帶給我生活的樂趣。

最感謝的是我父母、大姐與其他家人在生活上的付出，長期以來給我最大的支持與鼓勵，順利完成研究所學業。

我想在交大也還有一些無名朋友、室友與懿真，壓力上得以紓解。雖然在交大苦多於樂，但是在交大真的讓我學到很多很多東西!!



陳威憲


謹誌於 新竹交大

九十四年 六 月

Contents

Chinese abstract	I
English abstract	II
Acknowledgment	IV
Contents	V
List of Figures	VII
List of Tables	IX
Chapter 1 Introduction	1
1.1 introduction.....	1
1.2 The Characteristics of Delta-Sigma Modulation.....	2
1.3 Review of Delta-Sigma Modulator Diagnosis and DFT.....	4
1.4 Outline of This Thesis.....	5
Chapter 2 Proposed Scheme for Delta-Sigma Modulator	7
2.1 Faults in Delta-Sigma Modulator.....	7
2.1.1 Fault Case.....	8
2.2 Added Circuits for Diagnosis for Delta-Sigma Modulator.....	9
2.3 Delta-Sigma Modulator Diagnosis.....	10
2.4 Possible Problems of the DFT Scheme.....	16
Chapter 3 Design of the Delta-Sigma Modulator and Simulation Results	17

3.1 Delta-Sigma Modulator Design.....	17
3.1.1 Switches.....	17
3.1.2 Clock.....	19
3.1.3 Operational amplifier.....	20
3.1.4 Comparator.....	20
3.2 Simulation Results.....	21
3.2.1 Case 1 : Single Fault.....	22
3.2.2 Case 2: Multiple Faults (Double Faults).....	23
3.2.3 Monte Carlo Simulation.....	25
Chapter 4 Application of Delta-Sigma Modulator for DAC Code Edge	
Measurement.....	26
4.1 The Idea of the DAC Measurement.....	27
4.2 Error Analysis via Simulation.....	31
Chapter 5 Conclusion.....	40
Reference.....	42
Vita.....	45



List of Figures

Figure1.1 Block diagram of a delta-sigma ADC.....	2
Figure1.2 The block diagram of the first order delta-sigma modulator including the quantization noise source.....	3
Figure2.1 Diagram of a first order delta-sigma ADC.....	7
Figure2.2 The discrete integrator output.....	8
Figure2.3 The added extra circuits in the delta-sigma modulator.....	9
Figure2.4 The diagnosis of faults of a second order delta-sigma modulator.....	10
Figure2.5 Diagnosis for the second stage.....	11
Figure2.6 Diagnosis for the second stage.....	12
Figure2.7 Diagnosis the second stage.....	12
Figure2.8 Diagnosis for the first stage.....	14
Figure2.9 Diagnosis for the first stage.....	14
Figure2.10 Diagnosis for the first stage.....	15
Figure3.1 Charge injection error on the MOS switch transistor.....	18
Figure3.2 A dummy CMOS switch for charge injection cancellation.....	19
Figure3.3 Switch capacitor.....	19
Figure3.4 A clock generator which can generate the non-overlapped clocks.....	19
Figure3.5 A CMOS realization of a two-stage amplifier.....	20
Figure3.6 $C_1+20\%$ and the other devices vary with a $3\sigma = \pm 5\%$ tolerance.....	25
Figure4.1 Block diagram of a first order delta-sigma modulator with the equivalent.....	27
Figure4.2 Block diagram of a first order delta-sigma modulation working in the normal mode.....	29
Figure4.3 The modulator set-up to measure the DAC negative code edges.....	30
Figure4.4 The modulator to measure the DAC positive code edges.....	31
Figure4.5 Simulated outputs of the delta-sigma modulator and the integrator.....	32
Figure4.6 Simulated measurement error plotted with respect to the applied input from the DAC-under-test between -500mV and -1mV.....	33
Figure4.7 Simulated measurement error plotted with respect to the applied input from the DAC-under-test between 1mV and 500mV.....	34
Figure4.8A C_4 vary with a $3\sigma = \pm 10\%$ tolerance.....	35
Figure4.8B C_3 vary with a $3\sigma = \pm 10\%$ tolerance.....	35
Figure4.8C C_b vary with a $3\sigma = \pm 10\%$ tolerance.....	36
Figure4.9 The integrator's operational amplifier has offset error.....	37
Figure4.10 Measurement error plotted with respect to the applied input from the DAC-under-test between -500mV and -1mV for post layout simulation..	38
Figure4.11 Measurement error plotted with respect to the applied input from the	

DAC-under-test between 1V and 500mV for post layout simulation.....38
Figure4.12A Improve the circuit resolution.....39
Figure4.12B Improve the circuit resolution.....39



List of Tables

Table3.1 Simulation results for the good modulator.....	21
Table3.2 Analysis results for single fault cases.....	22
Table3.3A Analysis results for multiple faults cases.....	23
Table3.3B Analysis results for multiple faults cases.....	23
Table3.3C Analysis results for multiple faults cases.....	24
Table3.3D Analysis results for multiple faults cases.....	24
Table3.3E Analysis results for multiple faults cases.....	24

