

Fig. 4-1 (a)-(d) Multi-frequency C - V characteristics of Pt/HfO_xN_y/Ge MOS capacitor before and after the PDA. The sweep direction is from inversion to accumulation. (e) The PDA dependence of frequency dispersion observed in C - V characteristics.




Fig. 4-2 (a) The 100 kHz C - V and (b) I - V characteristics of Pt/HfO_xN_y/Ge (open symbols)

MOS capacitors before and after the PDA. For comparison, as-deposited HfO_xN_y on Si (solid

symbols) was also shown.




Fig. 4-3 Comparison of (a) the EOT and (b) hysteresis width of the HfO_xN_y film on Si (solid symbols) and Ge (open symbols) substrates for different PDA temperatures and times.




Fig. 4-4 (a) A sequence of 100 kHz C-V curves with various sweep voltage ranges. The inset shows the zoom-in figure. (b) The flatband voltage before and after the PDA extracted from the C-V measurement for Pt/HfO_xN_y/Ge MOS capacitors.







Fig. 4-5 (a) The hysteresis width as a function of sweep voltage range based on V_{FB} for different PDA temperatures. (b) The hysteresis width as a function of sweep voltage range based on V_{FB} for different PDA times.



(a)




(b)




(c)

Fig. 4-6 (a) The C-V characteristics of Pt/HfO_xN_y/Ge MOS capacitor with four sweep voltage ranges. Noted that 600°C annealing was performed for 5 min. The shift of V_{FB} extracted from the sweep direction (b) from inversion to accumulation. (c) from accumulation to inversion.



(a)



(b)

(c)

Fig. 4-7 (a) The C-V characteristics of Pt/HfO_xN_y/Ge MOS capacitor with and w/o FGA. (b)

The estimated EOT and frequency dispersion as a function of FGA temperature. (c) The

Weibull plot shows the FGA effect on E_{BD}.




Fig. 4-8 The (a) *C-V* and (b) *I-V* characteristics of Pt/HfSiON/p-Ge MOS capacitor before and after the PDA.






Fig. 4-9 Gate leakage currents versus the EOT for the deposited HfO_xN_y and HfSiON films on Ge substrate (solid symbols) were plotted together with other's published data (open symbols).



(a)



(b)

Fig. 4-10 (a) The Weibull plot shows the effect of PDA temperature on the variation of E_{BD} . (b)

The Weibull plot shows the effect of PDA time on the variation of E_{BD} .




Fig. 4-11 (a)-(d) The C - V characteristics measured under the CCS of -10^{-5} A/cm² for as-deposited and annealed HfO_xN_y films. (e) The variation of hysteresis width as a function of CCS time for as-deposited and annealed HfO_xN_y films.




Fig. 4-12 (a)-(d) The Weibull plot shows the Q_{BD} under three CCS tests for as-deposited and annealed HfO_xN_y films. (e) The Weibull plot shows the Q_{BD} under the CCS of -2×10^{-4} A/cm² for the as-deposited and annealed HfO_xN_y films.






Fig. 4-13 (a)-(d) The Weibull plot shows the T_{BD} under three CVS tests for as-deposited and annealed HfO_xN_y films. (e) TDDDB data reveal the 10-year lifetime extrapolated operating voltage is decreased with PDA temperature.




(a)




(b)

Fig. 4-14 (a) The HRTEM images of as-deposited HfO_xN_y film on Ge and Si substrate.




(a)




(b)


Fig. 4-15 (a) The HRTEM images of as-deposited HfO_xN_y film on Ge and Si substrate after thermal annealing at 600°C .



(a)




(b)




(c)

Fig. 4-16 (a) The HRTEM images of as-deposited HfO_xN_y film on Ge substrate after post thermal annealing.




(a)




(b)

Fig. 4-17 (a) The EDS spectra of as-deposited HfO_xN_y film on Ge substrate before and after thermal annealing at 600°C .




(a)




(b)

Fig. 4-18 (a) The EDS spectra of as-deposited HfO_xN_y film on Si substrate before and after thermal annealing at 600°C .




(a)




(b)

Fig. 4-19 (a) Glancing-angle XRD spectra of HfO_xN_y deposited film on Ge and Si substrate before and after thermal annealing. (b) The FTIR spectra of HfO_xN_y deposited film on Ge substrate before and after thermal annealing.




(a)




(b)


Fig. 4-20 (a) The AES depth profiles of as-deposited HfO_xN_y film on Ge and Si substrate.



(a)



(b)



(c)

Fig. 4-21 The AES depth profiles of as-deposited HfO_xN_y film on Ge substrate before and after the PDA. (a) N_{KL1} . (b) Ratio of N_{KL1} to O_{KL1} . (c) Ge_{LM2} .




Fig. 4-22 The universal curve of electron IMFP versus kinetic energy. The inset shows the schematic of XPS incident and emission procedures.







Fig. 4-23 Angle-resolved XPS survey from 1200 to 1300 eV for as-deposited and annealed HfO_xN_y films. (a) Take-off angle = 30° . (b) Take-off angle = 60° .



(a)




(b)




(c)


Fig. 4-24 Angle-resolved XPS spectra of as-deposited HfO_xN_y films w/o PDA. (a) the Hf 4f core level; (b) the N 1s core level; (c) the O 1s core level.



(a)




(b)




(c)


Fig. 4-25 Angle-resolved XPS spectra of the annealed HfO_xN_y film at 400°C for 5 min. (a) the Hf 4f core level; (b) the N 1s core level; (c) the O 1s core level.



(a)




(b)




(c)


Fig. 4-26 Angle-resolved XPS spectra of the annealed HfO_xN_y film at 500°C for 5 min. (a) the Hf 4*f* core level; (b) the N 1*s* core level; (c) the O 1*s* core level.



(a)




(b)




(c)


Fig. 4-27 Angle-resolved XPS spectra of the annealed HfO_xN_y film at 600°C for 1 min. (a) the Hf 4f core level; (b) the N 1s core level; (c) the O 1s core level.



(a)




(b)




(c)


Fig. 4-28 Angle-resolved XPS spectra of the annealed HfO_xN_y film at 600°C for 5 min. (a) the Hf 4*f* core level; (b) the N 1*s* core level; (c) the O 1*s* core level.



(a)




(b)




(c)


Fig. 4-29 Angle-resolved XPS spectra of the Hf 4f core level for the as-deposited and annealed HfO_xN_y films. (a) Angle = 30°; (b) Angle = 45°; (c) Angle = 60°.



(a)




(b)




(c)


Fig. 4-30 Angle-resolved XPS spectra of the N 1s core level for the as-deposited and annealed HfO_xN_y films. (a) Angle = 30°; (b) Angle = 45°; (c) Angle = 60°.



(a)



(b)



(c)

Fig. 4-31 Angle-resolved XPS spectra of the O 1s core level for the as-deposited and annealed

HfO_xN_y films. (a) Angle = 30°; (b) Angle = 45°; (c) Angle = 60°.

Chapter 5

Conclusions and Suggestions for Future Work

5-1 Conclusions

Firstly, the flatness of the Ge surface was promoted with decreasing the acid etching concentration, whereas the hydrophobic phenomenon was also vanished. The optimized surface roughness was ~ 0.113 nm after the cyclical rinse of HF/DIW (1:30) and DIW. From the ellipsometry measurement and XPS examination, it showed that the growth of native oxide and carbon contamination on Ge surface as the exposure time increased. On the other hand, the oxidation behavior of Ge substrate showed two regimes, i.e., the linear oxidation rate was at initial stages, and the saturated oxidation rate was at prolonged stages. Nearly two monolayers of GeO_x layer were formed at lower temperature of 350°C for 30 sec in an O_2 ambient. Besides, thermal desorption of GeO_2 film was observed after 500°C annealing in an Ar and N_2 ambient. Considering the easily oxidized properties of Ge, these experimental findings suggest that the processing temperature is limited below 500°C and the interface damage may be occurred during the deposition of high- k material.

Next, the electrical and physical properties of MOCVD HfO_2 film deposited on Ge substrate were studied. For as-deposited HfO_2 film, the manifest frequency dispersion with a larger hysteresis was observed in multi-frequency C - V characteristics. Rapid thermal annealing of as-deposited film in an N_2 ambient also resulted in the degradation of the

electrical performances, especially for the C - V distortion and gate leakage increment. For MOCVD HfO_2 deposition process, the lower deposition temperature of 400°C facilitated to obtain smoother deposition film, however, with a larger leakage current, while the higher deposition temperature of 500°C revealed the opposite tendency. Through the EDS analysis, the resultant composition of deposited HfO_2 film was found to be hafnium-germanium mixed oxide. Furthermore, it was found that the surface passivation, e.g., NH_3 pre-treatment, was essential to improve the quality of HfO_2 films on Ge surface. We suggested that the optimization of NH_3 plasma process, including the time, power, pressure, and gas flow, etc., might obtain the high-quality HfO_2 thin film on Ge substrate.

Subsequently, we also in-depth investigated the MOS capacitor characteristics of sputtered hafnium-oxynitride dielectric film on both Ge and Si substrates. The difference of electrical and material properties between two capacitor stacks may be closely related with the compositions and thicknesses of the resultant IL and bulk dielectric. The higher PDA temperature and longer PDA time were found to obtain the lower EOT of $\text{HfO}_x\text{N}_y/\text{Ge}$ gate stack, however, with a larger hysteresis width. A lower EOT of 19.5 \AA with a low leakage current of $1.8 \times 10^{-5} \text{ A/cm}^2$ at $V_g = -1 \text{ V}$, which is ~ 4 orders of magnitude reduction as compared to the standard SiO_2/Si , have been achieved after 600°C annealing for 5 min. Unfortunately, the 10-year lifetime obtained from the TDDB test was gradually degraded after the higher annealing temperature perhaps because of the severe charge trapping effect. From the physical characterization of these films, the inhomogeneous oxidation of as-deposited

HfN film was concluded and transferred into the homogeneous HfO_xN_y film after post thermal annealing. Meanwhile, a significant Ge incorporation and the presence of GeO_x oxide were examined upon 500°C .

Finally, we believe that the continuous optimization of the interface structure through process modification is expected to further improve the electrical performance of the $\text{HfO}_x\text{N}_y/\text{Ge}$ gate stack, which thus be considered as a promising gate dielectric of Ge device.

5-2 Future Work

For the Ge cleaning, the absence of the hydrophobic phenomenon gives rise to our attention, differing from the traditional hydrogen-terminated Si. We suppose that this phenomenon is closely related to the required formation energy and the strength of Ge-H/Ge-F bonding. Because of such an interest difference between Si and Ge substrate, how to obtain the suitable cleaning procedures for Ge wafer and clarify the discrepancy of surface bonding mechanism between these two substrates is an attractive issue.

In the Chapter 3, we have demonstrated that the surface nitridation through NH_3 plasma is required to improve the HfO_2 dielectric film on Ge, especially the leakage performance. Several investigators also reported the need of surface passivation to obtain the high quality of HfO_2 thin film. On the other hand, the easily oxidized properties of Ge and the thermal instability of the GeO_2 have been noticed in our experiments. Therefore, the attempt of different surface pre-treatments, such as the NH_3 , SiH_4 and CF_4 , in order to change the surface

bonding states may be an essential procedure to improve the electrical characteristics of HfO₂ film and other oxide-based high-*k* materials.

In the Chapter 4, a considerable hysteresis width observed in sputtered HfO_xN_y film on Ge is the most serious problem, which in turn leads to threshold instability of Ge MOSFET. The PDA resulting in the reliability degradation of dielectric film may be owing to the Ge incorporation and the formation of GeO_x bonding, since these events may serve as the trapping states and/or dielectric defects. One solution is the attempt of surface passivation as mentioned above, another is the enhanced nitrogen incorporation into the HfO_xN_y film to suppress the crystallinity. In addition, the post CF₄-plasma treatment of the HfO_xN_y film before the PDA is performed. The aims of fluorine incorporation are expected to diminish the defects inside the gate dielectric and increase the resistance to Ge inter-diffusion. For the physical characterization, i.e., XPS and AES, the change of composition bonding and their mechanism for bulk dielectric and interface layer before and after the PDA can be characterized in depth.

On the other hand, although the electrical performance of sputtered HfSiON thin film on Ge substrate is out of expectation, it is believed that the HfSiON film can be considered as the suitable insulator on Ge through the modification of fabrication process. For example, the co-sputtering of Hf and Si target replaces the HfSi₂ target to form the HfSiON film. We also suggest that other nitrided high-*k* gate dielectrics with closer lattice match to Ge may be good candidates for epitaxial in high-*k*/Ge MOS devices.

References

- [1] Process integration, devices, and structures, in *International Technology Roadmap for Semiconductors (ITRS)*, p. 4, 2003. <http://public.itrs.net>
- [2] J. J. Chambers and G. N. Parsons, "Yttrium silicate formation on silicon: Effect of silicon preoxidation and nitridation on interface reaction kinetics," *Appl. Phys. Lett.* vol. **77**, pp. 2385-2387, 2000.
- [3] A. Chin, Y. H. Wu, S. B. Chen, C. C. Liao, and W. J. Chen, "High quality La_2O_3 and Al_2O_3 gate dielectrics with equivalent oxide thickness 5-10 Å," *VLSI Symposium Technical Digest*, p. 16, 2000.
- [4] G. D. Wilk and R. M. Wallace, "Stable zirconium silicate gate dielectrics deposited directly on silicon," *Appl. Phys. Lett.* vol. **76**, pp. 112-114, 2000.
- [5] C. H. Lee et al., "MOS characteristics of ultra thin rapid thermal CVD ZrO_2 and Zr silicate gate dielectrics," in *IEDM Tech. Dig.*, 2000, pp. 27–30.
- [6] C. H. Lee et al., "MOS devices with high quality ultra thin CVD ZrO_2 gate dielectrics and self-aligned TaN and TaN/Poly-Si gate electrodes," in *VLSI Tech. Dig.*, 2001, pp. 137–138.
- [7] B. H. Lee et al., "Characteristics of TaN gate MOSFET with ultrathin hafnium oxide (8–12Å)," in *IEDM Tech. Dig.*, 2000, pp. 39–42.
- [8] S. J. Lee et al., "Performance and reliability of ultra thin CVD HfO_2 gate dielectrics with

dual poly-Si gate electrodes,” in *VLSI Tech. Dig.*, 2001, pp. 133–134.

[9] G. D. Wilk et al., “Hafnium and zirconium silicates for advanced gate dielectrics,” *J. Appl.*

Phys., vol. **87**, pp. 484–492, 2000.

[10] S. Gopalan et al., “Electrical and physical characteristics of ultrathin hafnium silicate

films with polycrystalline silicon and TaN gates,” *Appl. Phys. Lett.*, vol. **80**, pp.

4416–4418, 2002.

[11] D. Park, Y. C. King, Q. Lu, T. J. King, C. Hu, A. R. Kalnitsky, S. P. Tay, and C. C. Cheng,

“Transistor Characteristics with Ta₂O₅ Gate Dielectric,” *IEEE Electron. Dev. Lett.* vol.

19, p. 441, 1998.

[12] B. H. Lee et al., “Effects of interfacial layer growth on the electrical characteristics of thin

titanium oxide films on silicon,” *Appl. Phys. Lett.* vol. **74**, p. 3143-3145, 1999.

[13] S. A. Campbell, D. C. Gilmer, X. C. Wang, M. T. Hsieh, H. S. Kim, W. Gladfelter, and J.

Yan, “MOSFET transistors fabricated with high permittivity TiO₂ dielectrics,” *IEEE*

Trans. Electron. Dev. vol. **44**, p. 104, 1997.

[14] J. Robertson, “Band offsets of wide-band-gap oxides and implications for future

electronic devices,” *J. Vac. Sci. Technol. B, Microelectron. Process. Phenom.*, vol. **18**, no.

3, pp. 1785–1791, 2000.

[15] S. J. Lee, H. F. Luan, W. P. Bai, C. H. Lee, T. S. Jeon, Y. Senzaki, D. Roberts, and D. L.


Kwong, “High quality ultrathin CVD HfO₂ gate stack with poly-Si gate electrode,” in

IEDM Tech. Dig., pp. 31–34, 2000.

- [16] J. K. Shaeffer et al., “Physical and electrical properties of metal gate electrodes on HfO₂ gate dielectrics,” *J. Vac. Sci. Technol. B, Microelectron. Process. Phenom.*, vol. **21**, no. 1, pp. 11–17, 2003.
- [17] M. R. Visokay et al., “Properties of Hf-based oxide and oxynitride thin films,” in *Proc. Int. Conf. on Microelectronics and Interfaces*, 2002, pp. 127–129.
- [18] M. Koyama et al., “Effects of nitrogen in HfSiON gate dielectric on the electrical and thermal characteristics,” in *IEDM Tech. Dig.*, 2002, pp. 849–852.
- [19] H.-J. Cho et al., “Novel nitrogen profile engineering for improved TaN/HfO₂/Si MOSFET performances,” in *IEDM Tech. Dig.*, 2001.
- [20] C. S. Kang et al., “Improved thermal stability and device performance of ultrathin (EOT < 10 Å) gate dielectric MOSFETs by using hafnium oxynitride HfO_xN_y,” in *Symp. VLSI Tech. Dig.*, 2002, pp. 146–147.
- [21] J Aarts, A. J. Hoeven, and P. K. Larsen, “Electronic structure of the Ge(111)-c(2 x 8) surface,” *Phys. Rev. B* vol. **37**, p. 8190, 1988.
- [22] H. J. W. Zandvleit and A. Van Silfhout, *Surf. Sci.* vol. **195**, p. 138, 1988.
- [23] G. Schulze and M. Henzler, *Surf. Sci.* vol. **73**, p. 553, 1978.
- [24] S. Gan et al., “Scanning tunneling microscopy of chemically cleaned germanium (100) surfaces,” *Surf. Sci.* vol. **395**, pp. 69-74, 1998.

- [25] K. Prabhakarana, T. Ogino, R. Hull, J. C. Bean, and L. J. Peticolas, "An efficient method for cleaning Ge(100) surface," *Surf. Sci.* vol. **316**, p. L1031, 1994.
- [26] H. Okurmura, T. Akane, and S. Matsumoto, "Carbon contamination free Ge(100) surface cleaning for MBE," *Appl. Surf. Sci.* vol. **125**, p. 125, 1998.
- [27] X. J. Zhang et al., "Thermal desorption of ultraviolet-ozone oxidized Ge(001) for substrate cleaning," *J. Vac. Sci. Technol. A* vol. **11**, pp. 2553-2561, 1993.
- [28] J. S. Hovis et al., "Preparation of clean and atomically flat germanium (001) surfaces," *Surf. Sci.* vol. **440**, pp. L815-L819, 1999.
- [29] G. W. Anderson et al., "The S-passivation of Ge(100)-(1x1)," *Appl. Phys. Lett.*, vol. **66**, pp. 1123-1125, 1995.
- [30] Z. H. Lu, "Air-stable Cl-terminated Ge(111)," *Appl. Phys. Lett.*, vol. **68**, pp. 520-522, 1996.
- [31] K. Prabhakaran and T. Ogino, "Oxidation of Ge(100) and Ge(111) surfaces: and UPS and XPS study," *Surf. Sci.* vol. **325**, pp. 263-271, 1995.
- [32] D. Schmeisser, R. D. Schnell, A. Bogen, F. J. Himpsel, D. Rieger, G. Landgren, and J. F. Morar, *Surf. Sci.* vol. **172**, p. 455, 1986.
- [33] D. Briggs and J. C. Riviere, *Practical Surface Analysis by Auger and X-ray Photoelectron Spectroscopy*, edited by D. Briggs and M. Seah (Wiley, New York, 1983), Chap. 3.

- [34] P. W. Wang et al., "Oxygen bonding in GeO₂ glass," *J. Non-Cryst. Solids*, vol. **224**, pp. 31-35, 1998.
- [35] A. Ishizaka, S. Iwata, and Y. Kamigaki, *Surf. Sci.* vol. **84**, p. 355, 1979.
- [36] V. Craciun et al., "Characteristics of dielectric layers grown Ge by low temperature vacuum ultraviolet-assisted oxidation," *Appl. Phys. Lett.*, vol. **75**, pp. 1261-1264, 1999.
- [37] P. W. Palmberg et al., *Anal. Chem.* vol. **45**, p. 549A, 1973.
- [38] *Perkin Elmer ESCA Workshop Notes*, published by Perkin Elmer Physical Electronics Division, p. 15, 1986.
- [39] T.-W. Pi et al., "Early nucleation on the Si(001)-2 x 1 surface," *Surf. Sci.* vol. **514**, pp. 327-331, 2002.
- [40] Y. Wang et al., "Electron cyclotron resonance plasma and thermal oxidation mechanisms of germanium," *J. Vac. Sci. Technol. A*, vol. **12**, no. 4, pp. 1309-1314, 1994.
- [41] K. Prabhakaran et al., "Thermal decomposition pathway of Ge and Si oxides: observation of a distinct difference," *Thin Solid Films*, vol. **369**, pp. 289-292, 2000.
- [42] K. Kita et al., "Further EOT scaling of Ge/HfO₂ over Si/HfO₂ MOS systems," IWGI, pp.186-191, 2003.
- [43] K. Kita et al., "Growth mechanism difference of sputtered HfO₂ on Ge and on Si," *Appl. Phys. Lett.*, vol. **85**, pp. 52-54, 2004.



- [44] N. Wu et al., "A TaN-HfO₂-Ge pMOSFET with novel SiH₄ surface passivation," *IEEE Electron Device Lett.*, vol. **25**, pp. 631-633, 2004.
- [45] N. Wu et al., "Effect of surface NH₃ anneal on the physical and electrical properties of HfO₂ films on Ge substrate," *Appl. Phys. Lett.*, vol. **84**, pp. 3741-3743, 2004.
- [46] M. Meuris et al., "The future of high-K on pure germanium and its importance for Ge CMOS," *Material Science in Semiconductor Processing*, vol. **8**, pp. 203-207, 2005.
- [47] H. Kim et al., "Interfacial characteristics of HfO₂ grown on nitrided Ge (100) substrates by atomic-layer deposition," *Appl. Phys. Lett.*, vol. **85**, p. 2902, 2004.
- [48] E. P. Gusev et al., "Microstructure and thermal stability of HfO₂ gate dielectric deposited on Ge (100)," *Appl. Phys. Lett.*, vol. **85**, pp. 2334-2336, 2004.
- [49] Q. Fang et al., "Interface of ultrathin HfO₂ films deposited by UV-photo-CVD," *Thin Solid Films*. vol. **453-454**, pp. 203-207, 2004.
- [50] T.-H. Moon et al., "Growth and characterization of MOMBE grown HfO₂," *Appl. Surf. Sci.* vol. **240**, pp. 105-111, 2005.
- [51] I. Barin and O. Knacke, *Thermo-chemical Properties of Inorganic Substances*, (Berlin, Springer, 1977).
- [52] K. Prabhakaran and T. Ogino, "Oxidation of Ge(100) and Ge(111) surfaces: and UPS and XPS study," *Surf. Sci.* vol. **325**, pp. 263-271, 1995.
- [53] H. Kim et al., "Local epitaxial growth of ZrO₂ on Ge (100) substrates by atomic layer epitaxy," *Appl. Phys. Lett.*, vol. **83**, pp. 2647-2649, 2003.

- [54] J. J.-H. Chen et al., "Ultrathin Al_2O_3 and HfO_2 gate dielectrics on surface-nitrided Ge," *IEEE Trans. Electron Devices*, vol. **51**, pp. 1441-1447, Sept. 2004.
- [55] T. Hori et al., "Compositional study of ultrathin rapidly reoxidized nitrided oxides," *J. Appl. Phys.*, vol. **65**, pp. 629-635, 1989.
- [56] S. H. Lo et al., "Quantum-Mechanical Modeling of Electron Tunneling Current from the Inversion Layer of Ultra-Thin-Oxide nMOSFET's," *IEEE Electron Dev. Lett.* vol. **18**, pp. 209-211, 1997.
- [57] Q.-C. Zhang et al., "The Electrical and Material Properties of HfO_xN_y Dielectric on Germanium Substrate," *Jpn. J. Appl. Phys.*, vol. **43**, pp. L1208-L1210, 2004.
- [58] H. Shang et al., "Self-Aligned n-Channel Germanium MOSFETs with a Thin Ge Oxynitride Gate Dielectric and Tungsten Gate," *IEEE Electron Device Lett.*, vol. **25**, pp. 135-137, 2004.
- [59] K. S. Jones and E. E. Haller, "Ion implantation of boron in germanium," *J. Appl. Phys.*, vol. **61**, p. 2469, 1987.
- [60] R. C. Weast ed., *CRC Handbook of Chemistry and Physics*, (CRC, Boca Raton, FL, 1985), pp. 12-124.
- [61] C. S. Kang et al., "The Electrical and Material Characterization of Hafnium Oxynitride Gate Dielectrics With TaN-Gate Electrode," *IEEE Trans. Electron Dev.*, vol. **51**, pp. 220-227, 2004.

- [62] R. E. Nieh et al., "Electrical Characterization and Material Evaluation of Zirconium Oxynitride Gate Dielectric in TaN-gated NMOSFETs with High-Temperature Forming Gas Annealing," *IEEE Trans. Electron Dev.*, vol. **50**, pp. 333-340, 2003.
- [63] P. Pan and C. Paquette, "Positive charge generation in thin SiO₂ films during nitridation process," *Appl. Phys. Lett.*, vol. **47**, pp. 473-475, 1985.
- [64] K. Kita et al., "Oxidation-Induced Damages on Germanium MIS Capacitors with HfO₂ Gate Dielectrics," in *Proc. Int. Conf. on Solid State Devices and Materials*, 2003, pp. 292-293.
- [65] K. Kita et al., "Retarded Growth of Sputtered HfO₂ Films on Germanium," *Mat. Res. Soc. Symp. Proc.*, vol. **809**, pp. B5.5.1/D5.5.1- B5.5.6/D5.5.6, 2004.
- [66] C. O. Chui et al., "Scalability and Electrical Properties of Germanium Oxynitride MOS Dielectrics," *IEEE Electron Device Lett.*, vol. **25**, pp. 613-615, 2004.
- [67] P. S. Bagus, F. Illas, G. Pacchioni, and F. Parmigiani, "Mechanisms responsible for chemical shifts of core-level binding energies and their relationship to chemical bonding," *J. Electron. Spectrosc. Relat. Phenom.* vol. **100**, p. 215, 1999.
- [68] S. Iwata and A. Ishizaka, "Electron spectroscopic analysis of the SiO₂/Si system and correlation with metal-oxide-semiconductor device characteristics," *J. Appl. Phys.*, vol. **79**, pp. 6653-6713, 1996.
- [69] C. S. Kang et al., "Bonding states and electrical properties of ultrathin HfO_xN_y gate

dielectrics,” *Appl. Phys. Lett.*, vol. **81**, pp. 2593-2595, 2002.

- [70] R. Puthenkovilakam et al., “Effects of post-deposition annealing on the material characteristics of ultrathin HfO₂ films on silicon,” *J. Appl. Phys.*, vol. **97**, p. 023704, 2005.



簡 歷

姓名：鄭兆欽

性別：男

生日：民國 70 年 1 月 8 日

籍貫：台灣省台南市

地址：台南市中區青年路 53 號

學歷：私立長庚大學 電子系

(1999/9 ~ 2003/6)

國立交通大學 電子研究所碩士班

(2003/9 ~ 2005/6)

碩士論文題目：

含鈰之閘極介電層於鍺基板之電物性研究

The Electrical and Material Characterization of Hafnium-family Gate

Dielectric on Ge Substrate