# 國 立 交 通 大 學

## 電子工程學系電子研究所碩士班

## 碩 士 論 文

由應力產生超低雜訊金氧半電晶體在可撓曲
塑膠基板上之影響與模擬

The Simulation of Strain –Induced Very Low
Noise RF MOSFETs on Flexible Plastic
Substrate

研究生: 曾月盈

指導教授: 荊鳳德 博士

中華民國九十四年七月

由應力產生超低雜訊金氧半電晶體在可撓曲塑膠基板上
之影響與模擬

The Simulation of Strain –Induced Very Low Noise RF MOSFETs
on Flexible Plastic Substrate

研 究 生：曾月盈　　　　　Student：Yueh-ying Tseng

指導教授：荊鳳德　　　　　Advisor：Albert Chin

國 立 交 通 大 學
電子工程學系電子研究所碩士班
碩 士 論 文

A Thesis
Submitted to Department of Electronics Engineering and Institute of Electronics
College of Electrical Engineering and Computer Science
National Chiao Tung University
in partial Fulfillment of the Requirements
for the Degree of Master of Science
in
Electronics Engineering

July 2005

Hsinchu, Taiwan, Republic of China

中華民國九十四年七月

# 由應力產生超低雜訊金氧半電晶體在可撓曲塑膠基板上之影響與模擬

學生: 曾月盈 　　 指導教授: 荊鳳德 博士

國立交通大學

電子工程學系電子研究所

## 摘要

由於磨薄矽基板在塑膠基板上所具有的高度可撓取性，故可施加更大的應變於電晶體上使元件特性更近一步的改善。將矽晶片磨薄至 30 微米並固定在塑膠基板上施以一伸張應力，在頻率為 10 GHz 時我們量測到很低的 $NF_{min}$ 值為 0.96dB 與有高的相關增益值為 14.1dB。藉由使用新思公司的製程元件模擬軟體(Taurus-Suprem4, Taurus-Medici and Taurus-Device)，我們也模擬出由應力導致元件特性改變的影響。為了能符合實際元件的趨勢，首先模擬元件的製程步驟與量測元件(0.18 微米電晶體)的製程步驟相同。在模擬元件特性部分，選擇合適的物理模型並合理調整參數以符合實際量測數據得到準確的模擬結果。在做完模擬元件的校正後，導入與實際施加伸張應力相似的應力分布場，以模擬在伸張應變下的電晶體。從模擬與量測的數據所呈現高的驅動電流是由於施加應力所引起電子遷移率增加。另外，隨著所施加

的伸張應力增加，轉導增益、射頻電流增益與截止電壓也隨之增加使得高頻雜訊獲得改善。藉由模擬軟體的幫助，我們也研究施加的應變場變動對元件高頻特性的影響與現象像是應力所引起的能隙改變與臨界電壓的降低等。在後續的研究方面，將研究並模擬不同施加應力的方式所造成的應變場是否能有效的增進電晶體的高頻特性。

# The Simulation of Strain –Induced Very Low Noise RF MOSFETs on Flexible Plastic Substrate

Student: Yueh-Ying Tseng          Advisor: Dr. Albert Chin

Department of Electronics Engineering

And Institute of Electronics

Nation Chiao Tung University

## Abstract

Due to high flexibility of silicon thinner substrate thickness on plastic, larger tensile strain can be applied for further improvement. A low minimum noise figure ($NF_{min}$) of 0.96dB and high associated gain of 14.1dB at 10GHz, were measured for 0.18μm MOSFETs on plastic, made by substrate thinning (~30μm), under applied tensile strain. Effects of strain-induced characteristics have been simulated by using Synopsys's TCAD (Taurus-Suprem4, Taurus-Medici and Taurus-Device). In order to attain the trend of actual transistor, the device is simulated firstly by using the recipe is following the 0.18μm MOSFET process. Then, we choose proper models and adjust the parameters to get good match between measured and simulated data. After calibration of simulated data, the strain field which is similar to actually tensile strain is included to simulate strain silicon transistor. From the results of simulated and measured data, the higher drive

current is presented and is due to strain-induced high mobility. RF noise improvement is resulted from increased $g_m$, RF gain, and cut-off frequency ($f_t$). By help of the simulator, we investigate how the variation of strain field affects the RF performance, the trend of down-scaling the transistor with noise figure and other phenomenon such as strain-induced bandgap change. Other different types of strain profile, which can effectively improve RF characteristics, can be simulated and investigated in future.

# Acknowledgement

I would like to thank Prof. Albert Chin for his fruitful discussion and illuminative comment. I would also like to express my appreciation to my group predecessors, Mr. Yu, Mr. Shih, Mrs. Kao and Mr. Ma, for their great assistance in my experiment. In addition, I am grateful to my group members, C.F. Cheng, Z.M. Lai, C.F. Lee and G.T. Lin for their enthusiastic cooperation and consideration. Especially thanks to C.T. Ko and my parents' continuing encouragement and spiritual support.

# CONTENTS

# Chapter 5 Device Simulation Results

# Chapter 6 Effects of the Mechanical Strain

# Chapter 7 Conclusion

# Figure Caption

# Chapter 7     Conclusion

# Reference

# I.　Introduction

As down-scaling the VLSI technology in to deep sub-100nm regime, the degradation of circuit performance and power consumption (both DC and AC) and fast increasing manufacturing cost are the main challenges for continuous technology evolution. The down-scaling MOSFET into sub-100nm usually gives significant lower drive current per unit gate width at lower bias voltage and the high density interconnect may dominate the total circuit delay of circuit speed. The manufacture cost also increases rapidly with scaling down. To overcome the performance degradation in MOSFETs, strain silicon channel with high mobility is needed (shown in Figure 1.1). It has also been used by AMD (Advanced Micro Devices) and Intel in their new microprocessors performance [1].

There are many ways to introduce the strain to silicon. The stress is typically introduced by lattice mismatching of hetero-epitaxial layers (shown in Figure 1.2), or by polysilicon or nitride deposition, or upon completion of the device process, by bending [2]-[4]. We thin down Si substrate thickness ($t_{sub}$) to 30μm and mount on plastic. Due to high flexibility of thinner $t_{sub}$ on plastic, larger tensile strain (proportional to $1/t_{sub}^2$ ) can be applied for further improvement. In this thesis, we have used the process and device simulation (TCAD) to analyze the measured device characteristics of 0.18μm MOSFETs before and after bending. The measurement data

of 16-fingers 0.18μm MOSFET is taken as reference data to calibrate the simulation

program. The result from TCAD will be modeled towards the measurement data.

Moreover, we use TCAD to conjecture several probably stress field and find it which

agree with actual stress distribution. By using the well calibrated TCAD for 0.18μm

MOSFET and strain field, we predict the RF performance of 0.18μm MOSFET under

tensile strain. The simulation procedure which contains process and calibration are

described in Chapter III to VI. The effects of tensile strain is simulated and the

phenomenon of higher drive current, RF current gain and lower $NF_{min}$ are shown in

Chapter VI as mechanical strain 0.18μm MOSFET increases. Such RF improvement

is due to the increased $g_{m,}$ RF gain and cut-off frequency ($f_t$) by applied mechanical

tensile strain. Finally, we compare simulation data with measurement data for strain

0.18μm MOSFET in the last part of Chapter VI. The trend from TCAD is fit in with

measurement data. Conclusion of the thesis is presented in Chapter VIII.

**Figure 1.1    Mobility versus technology scaling trend for Intel process**

**technologies**

(Ref. IEEE Trans Electron Device, *vol 51, No 11, Nov 2004*)



**Figure 1.2    The traditional approach where strain is applied into the channel**

**from the bottom using strain-silicon on relaxed SiGe.**

(Ref.http://www6.tomshardware.com/business/20050419/amd_chip_

production-06.html)

# II. Literature Review

## 2.1 MOSFETs Electron Inversion Layer Mobilities

The electron mobilities of the MOSFET inversion layers based on a reciprocal sum of three-scattering mechanisms, phonon, Coulomb, and surface roughness scattering, and it is explicitly dependent on temperature and transverse electric field. To clarify the discussion, a schematic is given in Figure 2.1.

The channel mobility at 300 K is smaller than that at low temperatures and less dependent on the roughness of surface or oxide charge density. At these temperatures, phonon scattering dominates at low and intermediate fields. The channel mobility is much more dependent on oxide charge and inversion layer carrier concentration at it and peaks at intermediate transverse fields. At low field, the mobility increases as oxide charge scattering decreases because of carrier screening. At carrier concentrations above the peak, the mobility decreases as surface-roughness scattering predominates. The mobility is very temperature dependent at low inversion layer carrier concentrations and temperature independent at high surface inversion carrier concentrations.

The physical modeling of channel mobility is complicated further by the formation of energy sub-bands in the dimension perpendicular to the channel [6]. The constant energy surface of electrons in silicon is shown schematically in Figure 2.2.

A detail explanation of the carrier distribution in these sub-bands and sub-band energies and cross sections as a function of temperature and transverse electric field has been given recently by Lin [6]. He shows by calculations that at $T \leq 77K$ the majority of carriers in the channel are in the lowest sub-band. This sub-band has the smallest cross section perpendicular to the channel and, thus, the carriers are more tightly confined at the silicon-silicon dioxide interface. Their tight confinement results in mobility degradation caused by oxide-charge scattering at low transverse fields and surface roughness scattering at high fields. At around room temperature and low fields, the carrier mobility is less affected by surface-roughness scattering as more carriers are in the higher, wider sub-bands and phonon scattering dominates. However, at high fields $E_{eff} \geq 8 \times 10^5 \, \text{V/cm}$, the sub-bands are separated further in energy and there are more carriers in the lowest, shallower sub-band, so surface roughness scattering becomes important.

**Fig. 2.1    The channel mobility dependence on inversion layer carrier density**

$N_s$ **as a function of temperature**

(Ref. IEEE Trans Electron Device, *vol 36, No 8, Aug 1989*)

**Fig. 2.2    Silicon showing six conduction band valleys in the**

**(100) direction of momentum space**

(Ref. IEEE Trans Electron Device, *vol 38, No 8, Aug 1991*)

## 2.2 MOSFETs Electron Inversion Layer Mobility Enhancement under Tensile Strain

It is known that the sub-band structure of 2-dimensional (2D) carriers in the inversion layer substantially affects the electrical characteristics of Si MOSFETs through inversion layer mobility, $\mu$, and inversion-layer capacitance, $C_{inv}$. Thus, the optimum design of the sub-band structure in the inversion layer can allow to significantly improve the MOSFET performance. This paper [7] presents the concept of a sub-band structure engineering to enhance the current drive.

**Principle of Sub-band Engineering**

$G_m$, in the triode region, which is still a good indicator of the current drive in short-channel MOSFETs in terms of velocity overshoot, is described by

$$G_m = (\frac{W}{L})V_d(\mu C_{gc} + Q_s \frac{\partial \mu}{\partial Vs}) \approx (\frac{W}{L})V_d \cdot \mu \cdot C_{gc} \qquad \text{Equation 2-1}$$

$$C_{gc} = \frac{1}{1 + C_{ox}/C_{inv}} C_{ox} \qquad \text{Equation 2-2}$$

Thus, higher $\mu$ and larger $C_{inv}$, which increases the gate-channel capacitance, $C_{gc}$, are required for higher current drive of MOSFETs. From this viewpoint, the 2-fold valleys in the sub-band structure of 2D electrons on a (100) surface are the optimum e1ectronic system, as schematically shown in Figure 2.3. This is because the 2-fold

valleys have the lower effective mass parallel to the Si/SiO$_2$ interface, which increases

$\mu$ , and the higher effective mass perpendicular to the interface, which increases C$_{inv}$.

The occupancy of the 2-fold valleys is determined by the sub-band energy difference

between the 4-fold and the 2-fold valleys, $\Delta E_0 (= E_0' - E_0)$. As a result, the

occupancy of the 2-fold valleys is not sufficiently large for bulk MOSFETs at room

temperature because of the smaller $\Delta E_0$. This fact means that, if $\Delta E_0$ can be increased,

the occupancy of the 2-fold valleys and the resulting G$_m$, can also been enhanced.



**2-fold valleys**

- lower conductivity mass (0.19m$_0$)
  → higher mobility
- higher m$_z$ (0.916m$_0$)
  → thinner inversion layer
  → lower subband energy

**4-fold valleys**

- higher conductivity mass (0.315m$_0$)
  → lower mobility
- lower m$_z$ (0.19m$_0$)
  → thicker inversion layer
  → higher subband energy

**Fig. 2.3 Sub-band structure of 2D electrons on (100) and the**

**characteristics of two kinds of the sub-bands**

(Ref. IEEE Electron Devices Meeting, *Dec. 1997, Page(s):219 - 222*)

## 2.3　Thermal Noise in MOSFETs

**Noise sources --- Drain Current Noise**

The dominate noise source of RF MOSFETs is the drain current noise which is expressed as:

$$\overline{i_{nd}^2} = 4KT\gamma g_{d0}\Delta f \qquad\qquad \text{Equation 2-3}$$

where $g_{d0}$ is the drain-source conductance at zero $V_{DS}$. The parameter $\gamma$ has a vale of unity at zero $V_{DS}$ and, in long channel devices, decrease toward a value of 2/3 in saturation [8]. Some measurements show that short-channel devices exhibit noise considerably in excess of values predicted by long-channel theory, sometimes by an order of magnitude in extreme cases. Some of the literature attributes this excess noise to carrier heating by the large electric fields commonly encountered in such devices. In this view, the high fields produce carriers with abnormally high energies. No longer in quasi-thermal equilibrium with the lattice, these hot carriers produce abnormal amount of noise. But in contrast to other groups, we find only a moderate enhancement of the drain current noise for short-channel MOSFETs by our good measurements. The details will be illustrated in the section three.

**Substrate Thermal Noise**

Figure 2.4 shows a simplified picture of how the thermal noise associated with

the substrate resistance can produce measurable effect at the main terminals of the devices. At frequencies low enough that we may ignore $C_{cb}$ (open), the thermal noise of $R_{sub}$ modulates the potential of the back gate, contributing some noisy drain current:

$$\overline{i_{nd,sub}^2} = 4KTR_{sub}g_{mb}^2\Delta f \qquad \text{Equation 2-4}$$

Depending on bias conditions – and also on the magnitude of the effective substrate resistance and size of the back-gate transconductance – the noise generated by this mechanism may actually exceed the thermal noise contribution of the ordinary channel charge. In this regime, layout strategies that reduce the substrate resistance have a noticeable and beneficial effect on noise.

At frequencies well above the pole formed by $C_{cb}$ and $R_{sub}$, however, the substrate thermal noise becomes unimportant, as is readily apparent from inspection of the physical structure and the corresponding frequency-dependent expression for the substrate noise contribution [8]:

$$\overline{i_{nd,sub}^2} = \frac{4KTR_{sub}g_{mb}^2}{1+(\omega R_{sub}C_{cb})^2}\Delta f \qquad \text{Equation 2-5}$$

The characteristics of many IC processes are such that this pole is often around 1 GHz. Excess noise produced by this mechanism consequently will be most noticeable below about 1 GHz.

**Fig. 2.4　Substrate thermal noise**

Figure 2.5 shows a simplified picture of how the thermal noise associated with

the substrate resistance can produce measurable effect at the main terminals of the

devices. At frequencies low enough that we may ignore $C_{cb}$ (open), the thermal noise

of $R_{sub}$ modulates the potential of the back gate, contributing some noisy drain current

[8]:

$$\overline{i_{nd,sub}^2} = 4KTR_{sub}g_{mb}^2\Delta f \qquad\qquad \text{Equation 2-6}$$

Depending on bias conditions – and also on the magnitude of the effective

substrate resistance and size of the back-gate transconductance – the noise generated

by this mechanism may actually exceed the thermal noise contribution of the ordinary

channel charge. In this regime, layout strategies that reduce the substrate resistance

have a noticeable and beneficial effect on noise.

**Fig. 2.5    Drain induced gate noise**

At frequencies well above the pole formed by $C_{cb}$ and $R_{sub}$, however, the substrate thermal noise becomes unimportant, as is readily apparent from inspection of the physical structure and the corresponding frequency-dependent expression for the substrate noise contribution [8]:

$$\overline{i^2_{nd,sub}} = \frac{4KTR_{sub}g^2_{mb}}{1+(\omega R_{sub}C_{cb})^2}\Delta f \qquad \text{Equation 2-7}$$

The characteristics of many IC processes are such that this pole is often around 1 GHz. Excess noise produced by this mechanism consequently will be most noticeable below about 1 GHz.

**Drain Induced Gate Noise**

In addition to drain noise, the thermal agitation of channel charge has another important consequence: gate noise. The fluctuating channel potential couples

13

capacitively into the gate terminal, leading to a noisy gate current (see figure 2.5).

Noisy gate current may also be produced by thermally noisy resistive gate material.

But this noise source will be separately discussed later, even though it is more and

more important in nano-scale devices. Although the drain-induced-gate-noise is

negligible at low frequencies, it can dominate at radio frequencies. Van der Ziel has

shown that the drain-induced-gate-noise may be expressed as:

$$\overline{i_{ng}^2} = 4KT\delta g_g \Delta f \qquad\qquad \text{Equation 2-8}$$

where the parameter $g_g$ is:

$$g_g = \frac{\omega^2 C_{gs}^2}{5g_{d0}} \qquad\qquad \text{Equation 2-9}$$

Van der Ziel gives a value of 4/3 (twice $\gamma$) for the gate noise coefficient, $\delta$, in long

channel devices.

The circuit model for the drain-induced-gate-noise is a conductance connected

between gate and source, shunted by a noise current source. This noise current clearly

has a spectral density that is not constant. In fact, it increases with frequency, so

perhaps it ought to be called "blue noise" to continue the optical analogy. Because the

drain thermal current noise and the drain-induced-gate-noise do share a common

origin, they are correlated. That is, there is a component of the gate noise current that

is proportional to the drain noise current on an instantaneous basis.

Although the noise behavior of long-channel devices is fairly well understood,

the precise behavior of δ and γ in the short-channel regime is still unknown at present.

That's why we have to do more research on the thermal noise of MOSFETs.

# III. Process Simulation

## 3.1 Strucure



**Fig. 3.1    Schematic structure of the 0.18μm MOSFETs**



**Fig. 3.2    Output the structure of the 0.18μm MOSFETs by Taurus-Visual**

A multi-finger RF MOSFETs is replaced with a conventional two-dimensional nMOSFETs to simplify the process simulation in this study. Figure 3.1 shows a conventional MOSFETs. The final simulation structure shown in figure 3.2 would be similar to it. A 0.18 μm technology is used for this device with a gate oxide thickness of 4nm. The height of the gate is 0.16 μm and its length is 0.18 μm with a spacer of thickness 0.1 μm. The junction depth is 0.25 μm for source and drain. Titanium silicide is used for the four contacts, gate, substrate, source and drain.

## 3.2 Process Model

Tsuprem4 offers various equations model to improve the fabrication process simulation. Model are offered to processes such as diffusion, ion implantation and oxidation, to improve the accuracy of the process. In this study, various models are used to improve the accuracy of the final device structure.

In this process simulation, three models are used. The first model, the **PDFULL** model, is used for the diffusion of arsenic and phosphorus impurities to reduce the lateral diffusion effect. The source and drain becomes connected under the gate region at the end of the fabrication without using this model. The **TRANSIENT CLUSTER** is used to take into the consideration of the transient enhanced diffusion experienced by the dopants. The **MONTE CARLO** model is being used for the implantation of the LDD, source and drain. It gives a better prediction of the ion implantation process. Through this model, the ions lose energy through nuclear scattering and interaction with the electrons of target atoms. This model is also used due to the reason for the lateral diffusion of source and drain dopants. With the help of these two models, the merging problem of the source and drain encountered previously is solved.

## 3.3 Mesh Setting

The TCAD program calculates the various parameters by dividing the device into many segments and solving the equation at the etch grid. After the desired mesh resolution has been achieved the mesh is modified to fit exactly to the given location of the region interface. Hence, a proper and correct mesh is important for accurate solution.

For the study, the final mesh for device is shown in Figure 3.3. It's regrid setting by Taurus-Process. The mesh at the area under the gate is more closely packed, as this area is important for the transistor. Most of the activities or phenomenon occurs here such as depletion and inversion. It explains why the mesh here is most dense as compare to other areas. The other less important areas such as the lower part of the substrate and the extreme left and right side of the transistor, are less important. Therefore, the mesh spacing is lager there. A proper mesh can improve the simulation time needed and the efficiency of the program enormously. Generally speaking, the method to follow the more important area of simulation chooses the higher density mesh.

**Fig. 3.3** **Output the mesh of the 0.18µm MOSFETs by Taurus-Visual**

## 3.4 Process Steps

The recipe used in this simulation has been used to fabricate a RF MOSFET used for the study. A silicon substrate of boron doping concentration of $1.5 \times 10^{15}$ cm$^{-3}$ is used. This doping is chosen so that the substrate has a resistivity of $10\,\Omega$ cm$^{-1}$. This is done so that the model will be fabricated as similar as possible to the actual device. A gate oxide of 4 nm is formed through deposition before the other processing steps. A double diffused p-well is then implanted. After which, an n-channel implant is done, followed by a threshold implant. The threshold voltage implant is adjusted to give the device a threshold voltage of 0.5V. A rapid thermal annealing (RTA) process is then done for the well. After deposition of polysilicon and the etching process, a polysilicon gate is formed depletion effect. Spacers around the gate are then formed using nitride through the process of deposition and etching.

This device is also fabricated with features that reduces short channel effects. After the well annealing, a LDD is formed by an implant and RTA process of 10s. This lightly doped drain reduces the effect of hot carriers by forming a less abrupt junction and therefore reduces the electric field around the drain region. Besides LDD, pocket implants are used to reduce the effects of punchthrough and drain induced barrier lowering (DIBL).

Finally, a double diffused heavily doped n$^+$ drain and source is implanted,

followed by a RTA process of 5s. The final device has a junction depth of around

0.25 μm. Titanium is then deposited and followed by a thermal budget of 900℃ for 2s

to form titanium silicide contacts for the source, drain and gate. Etching is then done

to remove away the excess titanium.

The above process is transformed into the input file for the process simulation.

For the input file of the process simulation, refer to Appendix A. The final structure is

shown in Figure 3.3. The substrate used for simulation is two dimensional which

is 1μm by 1μm in size.

The doping profile along the vertical cut at the center of the device is shown in

Figure 3.4. It shows a doping profile. At the channel region, the substrate is lightly

doped, followed by a heavier doping near the S/D region. The profile represents that

of a graded S/D junction formed by LDD rather than an abrupt one. This reduces the

electric field near the S/D junction.

**Fig. 3.4    The doping profile along the center of the device**

# IV. Modeling

## 4.1 Methodology

Taurus-Medici is a powerful device simulation program that can be used to simulate the behavior of MOSFETs and bipolar transistors and other semiconductor devices. Medici models the two-dimensional (2D) distributions of potential and carrier concentrations in a device. The program can be used to predict electrical characteristics for arbitrary bias conditions. This project requires only a 2D simulation of the electrical characteristic. In addition to electrical characteristics, we also use this program for noise analysis, which is needed in this project. Taurus-Medici is able to simulate the various electrical and thermal characteristic of devices. Circuit analysis is also available but only the DC and transient simulation can be used in circuit analysis mode.

The flow of the study is shown in figure 4.1. First, we use the Tsuprem-4 to simulate the process of 0.18 μm MOSFETs and output the (*name*).tif file which contains the doping profile, device structure, initial mesh etc. In order to make the resolution converge, improve the efficiency of the program and add the quantum mechanical model, the file outputted by Tsuprem-4 is read in Taurus-Process to execute the Regrid command. Next, the result is read in the Taurus-Device or Medici.

They evaluates various parameters by solving three basic partial differential equations (PDE), namely the Poisson's equation and the two continuity equations (electron and hole current continuity equations). However, before the program can solve the PDE, various conditions need to be given for the simulator to solve the equations. The program then solves the PDE (with the conditions given) by first making an initial guess and slowly converges to the solution. Normally, the Newton method is chosen for convergence purpose.

Finally, the device model developed by Tsuprem-4 and Medici can result the electrical characteristics and then we can extract the BSIM parameters by program Aurora. The primary purpose of Aurora is to extract model parameters for circuit simulators, such as SPICE. Given a set of measured or simulated device characteristics, it extracts model parameters that produce a least-squares fit to the data.

**Taurus-Process**
**Tsuprem-4**

It's for simulation the **processing steps** used in the manufacture of silicon integrated circuits and discrete device.

Output file

**Taurus-Process**

The function of **Regrid** helps the resolution converge to save the simulation time needed and hence increasing the efficiency of the program.

Output file

**Taurus-Device**
**Medici**

It is used to choose the model for accurate simulation the behavior of MOSFETs and analysis the **device characteristics**.

Output file

Output file

**Aurora**

It is used to extract the **BSIM parameter** by the electric characteristic resulted from the simulator such as Medici or Taurus-Device.

**Fig. 4.1      The flowchart of this study**

## 4.2 Basic Equations

The primary function of Medici is to solve the three partial differential equations (Equations 4-1, 4-2, and 4-3) self-consistently for the electrostatic potential and for the electron and hole concentrations and , respectively.

**Poisson's Equation**

The electrical behavior of semiconductor devices is governed by Poisson's equation.

$$\varepsilon\nabla^2\psi = -q(p - n + N_D^+ - N_A^-) - \rho_s$$

Equation 4-1

**Continuity Equation**

Continuity equations for electrons and holes also govern electrical behavior.

$$\frac{\partial n}{\partial t} = \frac{1}{q}\vec{\nabla}\cdot\vec{J}_n - U_n = F_n(\psi, n, p)$$

Equation 4-2

$$\frac{\partial p}{\partial t} = \frac{-1}{q}\vec{\nabla}\cdot\vec{J}_p - U_p = F_p(\psi, n, p)$$

Equation 4-3

Throughout Medici, $\psi$ is always defined as the intrinsic Fermi potential. That is, $\psi = \psi_{intrinsic}$. $N_D^+$ and $N_A^-$ are the ionized impurity concentrations and $\rho_s$ is a surface charge density that may be present due to fixed charge in insulating materials or charged interface states.

**Boltzmann Transport Theory**

From Boltzmann transport theory, $\vec{J_n}$ and $\vec{J_p}$ in Equations 4-2 and 4-3 can be written as functions of the carrier concentrations and the quasi-Fermi potentials for electrons and holes, $\phi_n$ and $\phi_p$.

$$\vec{J}_n = -q \cdot \mu_n \cdot n \cdot \vec{\nabla} \cdot \phi_n \qquad \text{Equation 4-4}$$

$$\vec{J}_p = -q \cdot \mu_p \cdot n \cdot \vec{\nabla} \cdot \phi_p \qquad \text{Equation 4-5}$$

Alternatively, $\vec{J_n}$ and $\vec{J_p}$ can be written as functions of $\psi$, $n$ and $p$, consisting of drift and diffusion components

$$\vec{J}_n = q\mu_n \vec{E}_n n + qD_n \vec{\nabla} n \qquad \text{Equation 4-6}$$

$$\vec{J}_p = q\mu_p \vec{E}_p p - qD_p \vec{\nabla} p \qquad \text{Equation 4-7}$$

where $\mu_n$ and $\mu_p$ are the electron and hole mobilities and $D_n$ and $D_p$ are the electron and hole diffusivities, neglecting the effects of bandgap narrowing and assuming Boltzmann carrier statistics.

$$\vec{E}_n = \vec{E}_p = \vec{E} = -\vec{\nabla}\psi \qquad \text{Equation 4-8}$$

## 4.3 Other Physical Models

Medici or Taurus-Device offers a wide variety of physical models which enables

a more accurate simulation of the device characteristics. The models available are for

recombination, mobility, quantum mechanical effect, noise and many other more.

First, mobility models are needed for high and low field effects in the transistor.

The carrier mobilities $\mu_n$ and $\mu_p$ account for scattering mechanisms in electrical

transport. Medici provides several mobility model choices. In this study, the

"Inversion and Accumulation Layer Mobility" model (**IALMOB**) is chosen. IAL

model that includes modified versions of the "Philips Unified Mobility," (**PHUMOB**)

for bulk Coulomb impurity scattering and the "Lombardi Surface Mobility Model,"

(**LSMMOB**) for acoustic phonon and surface roughness scattering and that takes high

field effects into account has been developed.

For low field, the carrier mobility is given by

$$\mu_s = \left[ \frac{1}{\mu_{ph}} + \frac{1}{\mu_{sr}} + \frac{1}{\mu_{Cb}} \right]^{-1} \qquad \text{Equation 4-9}$$

where $\mu_{Cb}$ is the mobility degraded due to Coulomb scattering, $\mu_{ph}$ is the

mobility degraded by acoustical phonon scattering and $\mu_{sr}$ is the mobility degraded

by surface roughness scattering

.

Second, the total mobility including high field effects is obtained using the

expressions "Alternative Parallel Field-Dependent Expression (Hansch Mobility) ".

Using this model, the mobility of carriers is dependent on the parallel field at high

field effects.

$$\mu_n = \frac{2\mu_{s,n}}{1+[1+(\frac{2\mu_{s,n}\cdot E_{\parallel,n}}{v_n^{sat}})^{BETAN.HA}]^{1/BETAN.HA}} \qquad \text{Equation 4-10}$$

$$\mu_p = \frac{2\mu_{s,p}}{1+[1+(\frac{2\mu_{s,p}\cdot E_{\parallel,p}}{v_p^{sat}})^{BETAP.HA}]^{1/BETAP.HA}} \qquad \text{Equation 4-11}$$

Besides choosing the mobility model, the quantum mechanical effect model is

also chosen for this study. We use the MLDA model to simulate the effect resulted

from high electric field that quantizes electron and hole motion in the inversion layer.

## 4.4 Boundary Conditions

Medici supports four types of basic boundary conditions ohmic contacts, Schottky contacts, contacts to insulators, Neumann (reflective) boundaries. For this simulation, the ohmic contact is chosen for the four contacts, gate, drain, source and substrate. Ohmic contacts are implemented as simple Dirichlet boundary conditions, where the surface potential and electron and hole concentrations $(\psi_s, n_s, p_s)$ are fixed. The minority and majority carrier quasi-Fermi potentials are equal and are set to the applied bias of that electrode, i.e. $\phi_n = \phi_p = V_{applied}$. The potential, $\psi_s$, is fixed at a value consistent with zero space charge, i.e.

$$n_s + N_A^- = p_s + N_D^+$$

Equation 4-11

## 4.5 Noise Analysis

Because there is not noise model in Medici, we use Taurus-Device to simulate the phenomenon of noise. It simulates noise using a microscopic approach. In contrast to circuit level approaches, semiconductor device simulation allows for the identification of the location and nature of the dominant noise contributions within a semiconductor device. It is then possible to evaluate the noise performance of the device with respect to other device characteristics.

Several noise sources have been implemented in Taurus-Device including diffusion noise, flicker noise, generation-recombination noise and trap noise. The last three noise sources are negligible at high frequencies and can be ignored. Diffusion noise consists of thermal noise and shot noise. Thermal noise is the dominant noise at high frequencies as mentioned before. Therefore, only this model is included in the noise simulation.

Figure 4.2 shows the two port network used. The program uses it to calculate the $NF_{min}$ which is important in this study. A voltage noise source, $v_n$ and a current noise source, $i_n$, are shown in figure 4.2.

**Fig. 4.2    Two-port network with voltage and noise sources**

The minimum noise figure

$$NF_{\min} = 1 + 2R_n \cdot (G_{cor} + G_{opt})$$

noise resistance $R_n = \dfrac{\langle v^2 \rangle}{4kT}$ and the noise conductance $G_n = \dfrac{\langle i^2 \rangle}{4kT}$ ,as well as the

optimal admittance or impedance, $Y_{opt} = G_{opt} + jB_{opt} = Z_{opt}^{-1} = (R_{opt} + jX_{opt})^{-1}$,

which can be helpful in characterizing and optimizing a device with respect to the

circuit noise performance.

The equivalent input noise generator spectral densities $\langle v^2 \rangle$ and $\langle i^2 \rangle$ can be

calculate from the noise spectra of the input and output terminals obtained by the

impedance field method based on microscopic noise sources within the device:

$$\langle u^2 \rangle = \frac{1}{|Y_{out,in}|} \cdot \langle |I_{out}|^2 \rangle$$

Equation 4-13

$$\langle i^2 \rangle = \left\langle |I_{in} - \frac{Y_{in,in}}{Y_{out,in}} \cdot I_{out}|^2 \right\rangle$$

Equation 4-14

33

With the correlation contribution

$$Y_{cor} = G_{cor} + jB_{cor} = Y_{in,in} - Y_{out,in} \cdot \frac{\langle I_{in} I_{out}^{*} \rangle}{\langle |I_{out}|^2 \rangle} \qquad \text{Equation 4-15}$$

The optimal conductance

$$G_{opt} = \sqrt{\frac{G_n}{R_n} - B_{cor}^2} \qquad \text{Equation 4-16}$$

and the optimal susceptance $B_{opt} = -B_{cor}$ the minimum noise figure Equation 4-12

for the specified source impedance can be calculated.

# V. Device Simulation Results

## 5.1 DC Characteristics

The DC characteristics should be the same as that of a normal MOSFETs. Since this is a short channel device, the saturated current would not be expected to be constant as $V_d$ continue to rise. There is still a slight increase in the drain current as the $V_d$ increases. Besides the $I_d$-$V_d$ and $I_d$-$V_g$ curve, the transconductance, $g_m$ is also plotted against $V_g$ with $V_d$, held constant at 0.1V. The transconductance is calculated after getting the $I_d$-$V_g$ curve using the formula,

$$g_m(transconductance) = \frac{\partial I_d}{\partial V_g}\bigg|_{V_d = 0.1V} \qquad \text{Equation 5-1}$$

First, $V_d$ is stepped to 0.1V and than $V_g$ is stepped from 0 to 1.8V with etch step of 0.1V for the $I_d$-$V_g$ simulation. The data is output by the program. Another, we set the step of $V_g$ is 0.3V and $V_d$ sweeps from 0 to 1.8V for the $I_d$-$V_d$ simulation.


## 5.1.1 Simulation and Results

The simulated DC curves are shown in Figure 5.1 and 5.2. In the beginning, the simulated curve deviated from the measured data significantly. This is because the threshold voltage of the simulated device is smaller than the actual device. Therefore, it has to be adjusted. The threshold voltage is extracted using the inbuilt function of the program. Furthermore, the drain current of the simulated device is larger

compared to the actual device, hence it should be reduced. The procedure of modifications have to be made to the model parameters used in order to match the characteristics to the that of the actual device.

The threshold voltage is first adjusted to match of the measurement data. Since the electron affinity and the workfunction are related to the threshold voltage, they can be adjusted to change the threshold voltage of the transistor. In order to fit the threshold voltage, the electron affinity is increased to raise the threshold voltage. The electron affinity is adjusted lightly from 4.17 to 4.37. Finally, the threshold is 0.42V which is the measurement data of the actual device.

After the adjustment of the threshold voltage, the drain current is still higher than the actual current, especially in the saturation region. Obviously, we must reduce the high field effect. The $I_d$-$V_d$ and $I_d$-$V_g$ curves are needed to take a balance at the same time. The parameter, BETAN.HA, is the exponent used in the Hansch field-dependent mobility model for electrons. It is adjusted from 2.0 (default) to 1.2. The final results are shown in Figure 5.1, 5.2 and 5.3. The simulated data are agrees well with the measured data. As a whole, the simulation is able to stand for the DC characteristic of the actual device.

**Fig. 5.1    The $I_d$ vs. $V_g$ curve at $V_d$=0.1V (Adjusted)**



**Fig. 5.2    The gm vs. $V_g$ curve at $V_d$=0.1V (Adjusted)**

**Fig. 5.3    The I$_d$ vs. V$_g$ curve at V$_g$=0.6V, 1.2V, 1.8V    (Adjusted)**

## 5.2    AC Characteristics

The transistor is treated as a two port network in which the gate is input port and drain is output port. The electrodes of source and substrate are grounded. In order to set the transistor in the saturation mode, the drain and gate bias both are applied in 1.8V. When the gate and drain voltages are step up slowly to 1.8V bias, the ac analysis is activated. The ac signal inputted in the gate port is applied with varying frequency from 1GHz to 18 GHz. The commend, **Analysis**, contains the parameter sparameter. In the project, the "sparameter" must be open to calculate s-parameters. The Medici calculates y-parameters by default and also transform to s-parameters by itself.

### 5.2.1 Simulation and Results

The smith chart is shown in Figure 5.4. The phase of $S_{21}$ is slight disagreement between the measured results and simulated results. The other S-parameters, $S_{11}$, $S_{12}$ and $S_{22}$ fit exactly to the measured data. The mismatch for $S_{21}$ is results from the difference of gate- drain overlap capacitance ($C_{gs}$), gate- source overlap capacitance ($C_{gd}$) witch are consists of the intrinsic component, the fringing capacitance ($C_f$) and simulated overlap capacitance($C_{ov}$) between actual device and simulated device. It is because that the diffusion distance of simulated dopant is different from the actual diffusion distance. Therefore, the actual and simulated $C_{ov}$ are distinct. However, the

simulated data is still considered to model the trend of the measured data.



**Fig. 5.4     Comparison of the measured S-parameters of 16-fingers MOSFETs**

## 5.3 Current Gain

The current gain($H_{21}$) which is the ratio of the output current to the input current

is calculated from the s-parameters. $H_{21}$ is derived from the s-parameters.

$$H_{21} = \frac{-2S_{21}}{(1 - S_{11})(1 + S_{22}) + S_{12}S_{21}}$$
Equation 5-2

Then, the magnitude of H21 is described that :

$$Gain = 20\log |H_{21}|$$
Equation 5-3

### 5.3.1 Simulation and Results



**Fig. 5.5    Measured and simulated |$H_{21}$|² vs. frequency**

41

Figure 5.5 shows the RF current gain of the 16-finger 0.18 μm MOSFETs. The $|H_{21}|^2$ follows the typical -20 dB/decade slope with increasing frequency. The 10 GHz gain is 13.6 dB and $f_t$ is about 48 GHz. After adjusting the DC and s-parameters, the data from simulated device is fit exactly to the measured data in Figure 5.5.

## 5.4 Noise Figure and Associated Gain

Figure5.6 shows the $NF_{min}$ and associated gain. At 10 GHz useful for Ultra-Wide Band (UWB), $NF_{min}$ of the actual device is almost identical 1.1dB and the associated gains are 13.5 dB. For the 0.18 μm MOSFETs, the $NF_{min}$ are described by:

$$NF_{min} = 1 + 2\gamma\sqrt{1 + g_m R_g / \gamma}\,\frac{f}{f_T}$$

Equation 5-4

We have used the circuit-theory derived equation [12]. Here γ is the drain current noise correlation factor and the ideal value of 2/3 was used here to fit the measured $NF_{min}$, as shown in Figure5.6.

## 5.4.1 Results



Fig. 5.6    $NF_{min}$ and the associated gain vs. frequency for the actual devices.

# VI. Effects of the Mechanical Strain (Under Tensile Stain)

## 6.1 Introduction

Si radio frequency (RF) MOSFETs are widely used for wireless communications, due to the continuous improvements in their RF noise and high frequency gain, associated with the down-scaling of the technology. A major challenge for Si RF ICs is the RF loss from the low resistivity (10 $\Omega$-cm) Si substrate [13]-[14] which substantially degrades the performance of passive components. One solution is to integrate the Si RF ICs on highly-insulating plastic [15], since high performance RF passive devices can be realized on the low-cost plastic substrate. Furthermore the passive devices often consume a large area of a processed Si wafer, which is not cost effective. Plastic substrates are also flexible.

In this research [16] we have applied tensile strain to improve the RF performance of Si MOSFETs. This was done by thinning the Si substrate to 30 $\mu$m and mounting it on plastic, which could be flexed to create strain. By applying a ~0.7% longitudinal tensile strain the minimum noise figure ($NF_{min}$) improved from 1.1 to 0.92 dB while the associated gain increased from 11 to 14 dB. These performance improvements result from the 25% higher saturation drive current under tensile strain [2] and [17]. The excellent RF performance of the strained plastic-mounted devices compares well with 0.13 $\mu$m node devices ($L_g$ =80 nm) giving a full technology generation advantage, and shows the advantage of low-cost

thin-Si body flexible electronics on plastic.



(a)



(b)

**Figure 6.1    (a) Image of a 30 μm thick RF MOSFET die on transparent plastic**
**(b) A control ~30 μm thick Si substrate with high flexibility and**
**large surface strain.**

## 6.2 Experiments



**Figure 6.2** **The blockarrows illustrate the forces from three-point bending. Uniaxial tensile stress along <110> is produced on the MOSFETs below the probes. Compressive stress can be produced when bending the strip in the opposite direction.**

Multiple-gate 0.18 µm MOSFETs with a novel microstrip line layout [18] were used to study the RF noise arising from the gate resistance and substrate network of their RF probing pads. To improve the performance we thinned the Si substrate from standard 300 µm to 30 µm using inductive-coupled plasma (ICP) dry etching followed by a wet etching process. The thinned die was then glued onto a light-transparent polyethylene terephthalate (PET) plastic substrate, as in Figure 6.1(a). Figure 6.1(b) shows the flexibility of the 30 µm thick Si substrate, which can

provide large surface tensile strain. As shown in Figure 6.2, the devices were

characterized by DC *I-V*, *S*-parameters and *NF$_{min}$* measurements by an HP4155C,

HP8510C network analyzer and ATN-NP5B noise parameter system, respectively.

## 6.3  Process Simulation and Models

For this project, uniaxial strain is applied. Stress is applied to the n-channel transistor such that the channel is under tensile force. After running the standard $0.18\mu m$ transistor process, we set tensile stress at upper thinned silicon substrate and compressive stress at lower thinned silicon substrate by program to simulate this phenomenon. It is shown in figure 6.3.

Additional models are added to this simulation. During the process, the "Stress History Model" is used to calculated the stress throughout the device after every process step. The silicon is defined as an isotropic elastic material because of its mechanical property along different crystal orientations. The purpose of this simulation is to understand the effects of strain on device performance, not the effects of stress created by processes.

During device simulation, two models are also included to accumulate the stress effects. One is "Stress-Induced Mobility". The model statement, **STRMOB**, causes mechanical stress effects in silicon regions to be included in the electron and hole mobility. This model are be used in conjugation with the "Stress-Induced Bandgap" model, which is the second model, described in the **MODELS** statement. It can consider variations in the bandgap due to mechanical stress and strain in silicon region. The piezoresistance model is used here where the relative change in mobility is linear.

The equation 6-1 is the relation between stress and strain,

$$Young's\ Modulus = \frac{stress}{strain}$$  Equation 6-1

where Young's Modulus of silicon is $1.87 \times 10^{12}$ (dyne/cm$^2$).



**Figure 6.3   Schematic representation of the stress distribution**

## 6.4  Effects of the tensile strain

Tensile strain is introduced by using uniaxial mechanical strain parallel to the direction of current flow. We try to simulate the actual stress distribution shown in figure 6.3 although the program is unable to simulate the mechanical stress. The effects of no stress, stress on 0.5G Pa, 0.8G Pa 1.0G Pa, and 2.0G Pa are compared

### 6.4.1  Results and Discussion

It is obviously that the improvement in the current data is shown in figure 6.5 to 6.7. As the strain increases, the drain current increases at the same bias. There are two reasons to explain it. One is that the electron mobility enhancement for uniaxial and biaxial tensile stress arises from the same mechanisms. The six-fold degenerate conduction band valleys split into two groups: (a) lower energy two-fold degenerate valleys having low in-plane transverse effective mass, and (b) higher energy four-fold degenerate valleys.. The band splitting ($\Delta E_0$) is induced by strain silicon and it make the occupancy of two-fold valleys increase [7]. Two-fold valleys have the lower effective mass parallel to the Si/SiO$_2$ interface, which increases mobility. Another reason is that the bandgap of silicon reduces as the strain increases. When bandgap reduces, it leads to more free carriers and hence contributes to the drive current. The decrease of bandgap also leads to the decrease of the threshold voltage shown in Figure 6.5.

**Figure 6.5    I$_d$ vs. V$_g$ under different tensile stress**



**Figure 6.6    I$_d$ vs. V$_d$ under different tensile stress**

51

**Figure 6.7      $I_d$ at saturation region versus different strain**

The gain of the transistor in the radio frequency region also increases as strain

increases from Figure 6.8. It is resulted from the improvement in the drive current.

From equation 6-2, it shows that the cutoff frequency ($f_T$) is dependent on

transconductance ($g_m$).

$$f_T \approx \frac{g_m}{2\pi \cdot C_{gs}} \quad (saturation\ region)$$      Equation 6-2

Therefore, the increase of strain result in large gm and $f_t$ increases as raising $g_m$. Table

6.1 demonstrates the $g_m$ at different strain. By the function of the program, we can

extract the value of $C_{gs}$ and prove that the $C_{gs}$ is almost the constant.

The $NF_{min}$ for different strain versus frequency is shown in Figure 6.9. $NF_{min}$

52

improvement arises from the higher $f_T$. According to equation 5-4, the NF$_{min}$ is

inversely proportional to f$_t$. Therefore, NF$_{min}$ is improved as strain increases.



**Figure 6.8    Current gain against frequency for different strain level**

| Stress | $g_m$ (mhos) | $C_{gs}$ (F) |
|--------|------------|------------|
| 0 | 0.019 | 2.70E-14 |
| 500MPa | 0.026 | 2.72E-14 |
| 800MPa | 0.031 | 2.75E-14 |
| 1GPa | 0.035 | 2.77E-14 |

**Table 6.1 Extract $g_m$ and $C_{gs}$ at saturation region for different strain level.**

**Figure 6.9    NFmin vs. Frequency for different strain level**

6.4.2 **Compare simulation with measure data**

To further utilize the inherit merit of high flexibility, we have applied a tensile stress to the MOSFETs die on plastic. The high flexibility of the 30μm thick Si having very large surface tensile strain [13] can be applied without cracking the Si. Figure 6.10 is the $I_d$-$V_d$ characteristics and a 21% $I_{d,sat}$ increase is obtained under applying ~0.7% longitudinal tensile strain. Such $I_{d,sat}$ improvement is larger than the SiN capped strained-nMOSFETs [5] owing to the $\dfrac{1}{t_{sub}^2}$ relation of surface strain by

$\dfrac{3aF}{bt_{sub}^2E}$ [13]: the thinning down Si $t_{sub}$ largely increase the strain under the same condition of die width (b), applied force (F), and bending distance (a). In addition, the $I_{d,sat}$ improvement of simulation with tensile strain is 27% and the error is 5%. It is resulted from the stress distribution which is different from the actual distribution. Figure 6.11 is the measured RF current gain and frequency plot. Higher 1.5 dB gain and faster 23% $f_T$ are achieved. Figure 6.12 is the $NF_{min}$ versus frequency plot. Very low noise of 0.92 dB at 10 GHz is obtained, where the $NFmin$ is lower than the unstrained case over the whole frequency range. The RF noise improvement is due to the higher $f_t$ and $g_m$ by strain effect with noise factor γ keeping the same value (0.667).

The good simulation is presented. Although the stress distribution is slight different from actual distribution, the result of simulation fits in with the trend of the

measurement.



**Figure 6.10**     **Strain effect on $I_d$-$V_d$ curves of 0.18$\mu$m MOSFETs on plastic**



**Figure 6.11**     **Strain effect on RF current gain of 0.18$\mu$m MOSFETs on plastic**

**Figure 6.12** **Strain effect on $NF_{min}$ of 0.18$\mu$m MOSFETs on plastic**

# VII.    Conclusion

In this thesis, the performance improvement of 0.18μm MOSFET, mounted on plastic after substrate thing and applied tensile stress, has been described and simulated.   To ensure the good simulation, the TCAD (T-Suprem4, Taurus-device and Medici) simulators were calibrated with measure data of 0.18μm Si MOSFETs. By using TCAD, we try to simulate the actual strain field. The simulation performance shows that the improved DC drive current, RF $|H_{21}|^2$ current gain and $NF_{min}$ of 0.18μm MOSFETs increase as the strain increases. Stress-induced mobility is the main cause of the increase on drive current. Besides, mechanical stress and strain silicon region also induce the bandgap variation. It results in the lower threshold voltage of n-MOSFET. All of the phenomenon is demonstrated in simulation by TCAD. We take the simulate data under applying ~0.7% longitudinal tensile strain to compare with measurement of actual device under the same condition.

Due to high flexibility of thinner $t_{sub}$ on plastic, larger tensile strain can be applied for further improvement. Such significant RF performance improvement by simple mechanical stress is the strong merit for low cost thin-Si flexible electronics.

# Reference

[1] S. E. Thompson, M. Armstrong, C. Auth, M. Alavi, M. Buehler, R. Chau, "A 90-nm Logic Technology Featuring Strained-Silicon" *IEEE Trans. Electron Devices*, vol. 51, pp. 1790-1797, Nov. 2004.

[2] W. Zhao, J. He, and R. E. Belford, "Partially Depleted SOI MOSFETs under Uniaxial Tensile Strain," *IEEE Trans. Electron Devices*, vol. 51, pp. 317-323, Mar. 2004.

[3] S. Ito, H. Namba, K. Yamaguchi, T. Hirata, K. Ando, S. Koyama, S. Kuroki, N. Ikezawa, T. Suzuki, T. Saitoh, and T. Horiuchi, "Mechanical stress effect of etch-stop nitride and its impact on deep submicron transistor design," in *IEDM Tech. Dig.*, Dec., 2000, pp. 247–250.

[4] A. Shimizu, K. Hachimine, N. Ohki, H. Ohta, M. Koguchi, Y. Nonaka, H. Sato, and F. Ootsuka, "Local mechanical-stress control (LMC): A new technique for CMOS-performance enhancement," in *IEDM Tech. Dig.*, Dec., 2001, pp. 433–436.

[5] K. Kuhn, R. Basco, D. Becher, M. Hattendorf, P. Packan, I. Post, P. Vandervoom and I. Young, "A comparison of state-of-the art NMOS and SiGe HBT devices for analog/mixed-signal/RF circuit applications," in *Symp. On VLSI Tech.*, 2004, pp. 224-225.

[6] M. S. Lin, "A better understanding of the channel mobility of Si MOSFET's based on the physics of quantized subbands." *IEEE Trans. Elec,tron Devices,* vol. 35, pp. 2406-241 I . 1988.

[7] S. Takagi, J. Koga and A. Toiumi, "Subband Structure Engineering for Performance Enhancement of Si MOSFETs." *IEDM* Electron Devices Meeting, 1997. Technical Digest., International 7-10 Dec. 1997 Page(s):219 – 222

[8] A. van der Ziel, Noise in Solid State Devices and Circuits, Wiley, New York, 1986.

[9] Synopsys, Taurus-TSuprem-4 Manual, Version V-2003.12, Dec. 2003.

[10] Synopsys, Taurus-Medici Manual, Version V-2003.12, Dec. 2003.

[11] Synopsys, Taurus-Device Manual, Version V-2003.12, Dec. 2003.

[12] M. C. King, Z. M. Lai, C. H. Huang, C. F. Lee, M. W. Ma, C. M. Huang, Y. Chang and Albert Chin, "Modeling finger number dependence on RF noise to 10 GHz   in 0.13 μm node MOSFETs with 80nm gate length," in *IEEE RF IC Symp. Dig.*, 2004, pp. 171-174.

[13] R. Dekker, K. Dessein, J.-H. Fock, A. Gakis, C. Jonville, O. M. Kuijken, T. M. Michielsen, P. Mijlemans, H. Pohlmann, W. Schnitt, C. E. Timmering, and A. M. H. Tombeur, "Substrate transfer: enabling technology for RF applications," in *IEDM Tech. Dig.*, 2003, pp. 371-374.

[14] A. Chin, K. T. Chan, H. C. Huang, C. Chen, V. Liang, J. K. Chen, S. C. Chien, S. W. Sun, D. S. Duh, W. J. Lin, C. Zhu, M.-F. Li, S. P. McAlister and D. L. Kwong, "RF passive devices on Si with excellent performance close to ideal devices designed by electro-magnetic simulation," in *IEDM Tech. Dig.*, 2003, pp. 375-378.

[15] T. Takayama, Y. Ohno, Y. Goto, A. Machida, M. Fujita, J. Maruyama, K. Kato, J. Koyama, and S. Yamazaki, "A CPU on a plastic film substrate," in *Symp. on VLSI Tech.*, 2004, pp. 230-231.

[16] H. L. Kao, B.F. Hung A. Chin, J. M. Lai, C. F. Lee, M.-F. Li, G.. S. Samudra, and C. Zhu, "Strain-Induced Very Low Noise RF MOSFETs on Flexible Plastic Substrate," *Symp. On VLSI Tech*, June 2005.

[17] Y. G. Wang, D. B. Scott, J. Wu, J. L. Waller, J. Hu, K. Liu, and V. Ukraintsev, "Effects of uniaxial mechanical stress on drive current of 0.13μm MOSFETs,"

*IEEE Trans. Electron Devices,* vol. 54, pp. 529-531, Feb. 2004

[18] H. L. Kao, A. Chin, J. M. Lai, C. F. Lee, K. C. Chiang and S. P. McAlister, "Modeling RF MOSFETs after electrical stress using low-noise microstrip line layout," in *IEEE RFIC Symp.*, June 2005.

# 學經歷

姓名：曾月盈

性別：女

出生年月日：民國六十九年六月八日

籍貫：台北市

學歷：台北市立中山女高

(85 年 9 月~88 年 6 月)

國立交通大學材料科學與工程學系

(88 年 9 月~92 年 6 月)

國立交通大學電子工程所

(92 年 9 月~94 年 6 月)

論文題目：

由應力產生超低雜訊金氧半電晶體在可撓曲塑膠基板上之影響與模擬

*(The Simulation of Strain –Induced Very Low Noise RF MOSFETs on Flexible Plastic Substrate)*