

## **Reference:**

### **Chapter 1:**

- [1.1] Tatsuo Morita, “An overview of active matrix LCDs in business and technology,” in *AMLCD Tech. Dig.*, 1995, pp. 1-7.
- [1.2] Li Yulin, Yun Zhisheng, He Zhengquan, Liu Jifmg, and Zheng Genxiang,” Liquid Crystal Light Valve Color Projection System,” in *ASID Tech. Dig.*, 1997, pp. 133-135.
- [1.3] Arokia Nathan, Kapil Sakariya, Ania Kumar, peyman Servati, Karim S. Karim, Denis Striakhilev, and Anderi Sazonov,” Amorphous silicon TFT circuit integration for OLED displays on glass and plastic,” in *Proceedings of IEEE Custom Integrated Circuits Conference*, 2003, pp.215 – 222.
- [1.4] I-W. Wu, “Cell design considerations for high-aperture-ratio direct-view and projection polysilicon TFT-LCDs,” in *SID Tech. Dig.*, 1995, pp. 19-22.
- [1.5] M. Takabatake, J. Ohwada, Y. A. Ono, K. Ono, A. Mimura, N. Konishi, “CMOS circuits for peripheral circuit integrated poly-Si TFT LCD fabricated at low temperature below 600 degrees C,” *IEEE Trans. Electron Devices*, vol. 38, pp. 1303-1309, 1991.
- [1.6] K. Werner, “The flowering of flat displays,” *IEEE Spectrum*, vol. 34, pp. 40-49, 1997.
- [1.7] Mark Stewart, Robert S. Howell, Leo Pires, Miltiadis K. Hatalis, Webster Howard, and Olivier Prache, “Polysilicon VGA active matrix OLED displays—Technology and performance,” in *IEDM Tech. Dig.*, pp. 871 - 874, December, 1998.
- [1.8] V. W. C. Chan, P. C. H. Chan, M. Chan, “Three-dimensional CMOS SOI

- integrated circuit using high-temperature re metal-induced lateral crystallization," *IEEE Trans. Electron Devices*, vol. 48, pp. 1394-1399, 2001.
- [1.9] M. Kinugawa, "TFT cell technology for high density SRAMs," *Electrchem. Soc. Proc. Thin Film Transistor Technologies*, vol. 92-24, pp. 145-153, 1992.
- [1.10] S. Batra, R. Maddox, L. Tran, M. Manning, C. Dannison, and P. Fazan, "Development of polysilicon TFT's for 16 MB SRAM's and beyond," *IEEE Trans. Electron Devices*, vol. 40, pp. 2125-2130, 1993.
- [1.11] T. Yamanaka, T. Hashimoto, and N Hashimoto, "A polysilicon TFT technology for high-performance SRAMs," *Electrchem. Soc. Proc. Thin Film Transistor Technologies*, vol. 92-24, pp. 154-165, 1992.
- [1.12] S. Shukuri, T. Kure, T. Kobayashi, Y. Gotoh, and T. Nishida, "A semi-static complementary gain cell technology for sub-1 V supply DRAM's," *IEEE Trans. Electron Devices*, vol. 41, pp. 926-931, 1994.
- [1.13] N. D. Young, G. Harkin, R. M. Bunn, D. J. McCulloch, and I. D. French, "The fabrication and characterization of EEPROM arrays on glass using a low-temperature poly-Si TFT process," *IEEE Trans. Electron Devices*, vol. 43, pp. 1930-1936, 1996.
- [1.14] M. Cao, T. Zhao, K.C. Saraswat, and J. D. Plummer, "A simple EEPROM cell using twin polysilicon thin film transistors," *IEEE Electron Device Lett.*, vol. 15, pp. 304-306, 1994.
- [1.15] J. R. Lindsey, T. S. Kalkur, "Polysilicon thin film transistor and EEPROM characteristics for three dimensional memory," *ECS TFT V Symp.*, vol. PV 2000-31, pp. 312-319, 2000.
- [1.16] S. Uchikoga and N. Ibaraki, "Low temperature poly-Si TFT-LCD by excimer laser anneal," *Thin Solid Films*, vol. 383, pp. 19-24, 2001.
- [1.17] T. Sameshima, "Status of Si thin film transistors," *J. Non-Cryst. Solids*, vol.

227-230, pp. 1196-1201, 1998.


- [1.18] K. Tanaka, H. Arai, and S. Kohda, “Characteristics of offset-structure polycrystalline- silicon thin-film transistors,” *IEEE Electron Device Lett.*, vol. 9, pp. 23-25, 1988.
- [1.19] B. H. Min, C. M. Park, and M. K. Han, “A novel offset gated polysilicon thin film transistor without an additional offset mask,” *IEEE Electron Device Lett.*, vol. 16, pp. 161-163, 1995.
- [1.20] Byung-Hyuk Min and Jerzy Kanicki, “Electrical characteristics of new LDD poly-Si TFT structure tolerant to process misalignment,” *IEEE Electron Device Lett.*, vol. 20, pp. 335-337, 1999.
- [1.21] Shengdong Zhang, Ruqi Han, and Mansun J. Chan, “A novel self-aligned bottom gate poly-Si TFT with in-situ LDD,” *IEEE Electron Device Lett.*, vol. 22, pp. 393-395, 2001.
- [1.22] Keiji Tanaka, Keiji Nakazawa, Shiro Suyama, and Kinya Kato, “Characteristics of field-induced-drain (FID) poly-Si TFT’s with on/off current ratio,” *IEEE Trans. Electron Devices*, vol. 39, pp. 916-919, 1992.
- [1.23] Yasuyoshi Mishima and Yoshiki Ebiko, “Improved lifetime of poly-Si TFTs with a self-aligned gate-overlapped LDD structure,” *IEEE Trans. Electron Devices*, vol. 49, pp. 981-985, 2002.
- [1.24] M. Hatano, H. Akimoto, and T. Sakai, “A novel self-aligned gate-overlapped LDD poly-Si TFT with high reliability and performance,” in *IEDM Tech. Dig.*, 1997, pp. 523-526.
- [1.25] Kwon-Young Choi, Jong-Wook Lee, and Min-Koo Han, “Gate-overlapped lightly doped drain poly-Si thin-film transistors for large area-AMLCD,” *IEEE Trans. Electron Devices*, vol. 45, pp. 1272-1279, 1998.

## Chapter 2:

- [2.1] J. G Fossum, A. Ortiz-Conde, H. Shichijo, and S. K. Banerjee, “Anomalous leakage current in LPCVD polysilicon MOSFET’s,” *IEEE Trans. Electron Devices*, vol. 32, pp. 1878-1884, 1985.
- [2.2] K. R. Olasupo, M. K. Hatalis, “Leakage current mechanism in sub-micron polysilicon thin-film transistors,” *IEEE Trans. Electron Devices*, vol. 43, pp. 1218-1223, 1996.
- [2.3] M. Lack, I-W. Wu, T. J. King, A. G. Lewis, “Analysis of leakage currents in poly-silicon thin film transistors,” in *IEDM Tech. Dig.*, 1993, pp. 385-388.
- [2.4] Masatoshi Yazakis, Satoshi Takenaka and Hiroyuki Ohshima, “Conduction Mechanism of Leakage Current Observed in Metal-Oxide-Semiconductor Transistors and Poly-Si Thin-Film Transistors,” *J. Appl. Phys.*, vol. 31, pp. 206-209, 1992.
- [2.5] M. Rodder and, D. A. Antoiadis, “Comparsion of different techniques for passivation of small-grain polycrystalline-Si MOSFET’s,” *IEEE Trans. Electron Devices*, vol. 6, pp. 570-575, 1985.
- [2.6] I-Wei Wu, Warren. B. Jackson , Tiao-Yuan Huang, Alan G. Lewis, and Anne Chiang, “Mechanism of device degradation in n- and p-channel polysilicon TFT’s by electrical stressing,” *IEEE Electron Device Lett.*, vol. 11, pp. 167-170, 1990.
- [2.7] Michael Hack, Alan G. Lewis, and I-Wei, “Physical models for degradation effects in polysilicon thin-film transistors,” *IEEE Trans. Electron Devices*, vol. 40, pp. 890-897, 1993.
- [2.8] M. Hack, and A. G. Lewis, “Avalanche-induced effects in polysilicon thin-film

- transistors," *IEEE Electron Device Lett.*, vol. 12, pp. 203-205, 1991.
- [2.9] M. Valdinoci, L. Colalongo, G. Baccarani, G. Fortunato, A. Pecora, and I. Policicchio, "Floating body effects in polysilicon thin-film transistors," *IEEE Trans. Electron Devices*, vol. 44, pp. 2234-2241, 1997.
- [2.10] K. R. Hoffmann, C. Werner, W. Weber, and G. Dorda, "Hot-electron and hole-emission effects in short n-channel MOSFETs," *IEEE Trans. Electron Devices*, vol. 32, pp. 691-699, 1985.

## **Chapter 3:**

- 
- [3.1] Juhn S. Yoo et al., "3.8 inch System on Pannel LCD Employing Advanced CMOS LTPS Technology" *IDW'04*, AMDp-15.
- [3.2] K. Nakazawa, K. Tanaka, S. Suyama, K. Kato, and S. Kohda, "Lightly doped drain TFT structure for poly-Si LCD's," in *SID'90 Dig.*, 1990, pp. 311–314.
- [3.3] S. Seki, O. Kogure, and B. Tsujiyama, "Leakage current characteristics of offset-gate structure polycyrrystalline silicon MOSFET's," *IEEE Electron Device Lett.*, vol. EDL-8, pp. 434–436, 1987.
- [3.4] Keiji Tanaka, Keiji Nakazawa, Shiro Suyama, and Kinya Kato, "Characteristics of field-induced-drain (FID) poly-Si TFT's with on/off current ratio," *IEEE Trans. Electron Devices*, vol. 39, pp. 916-919, 1992.
- [3.5] Keiji Tanaka, Shiro Suyama, and Kinya Kato, "Field-induced-drain thin-film transistors for liquid-crystal display applications," *Jpn. J. Appl. Phys.*, vol. 30, pp. 3302-3307, 1991.
- [3.6] Horng-Chih Lin, C.-M. Yu, C.-Y. Lin, K.-L. Yeh, Tiao-Yuan Huang, and Tan-Fu Lei, "A novel thin-film transistor with self-aligned field induced drain," *IEEE Electron Device Lett.*, vol. 22, pp. 26–28, 2001.
- [3.7] Kow Ming Chang, Yuan Hung Chung, Gin Ming Lin, Jian Hong Lin, and Chi

Gun Deng, “A Novel High-Performance Poly-Silicon Thin Film Transistor With a Self-Aligned Thicker Sub-Gate Oxide Near the Drain/Source Regions”

[3.8] Joon-ha Park, and Ohyun Kim, “A novel self-aligned poly-Si TFT with field-induced drain by the damascene process ,” *IEEE Electron Device Lett.*, vol. EDL-26, pp. 249–251, 2005.

[3.9] K. Suzuki, “Pixel design of TFT-LCD’s for high-quality images,” in *SID 92 Dig.*, pp. 39–42,1992.

[3.10] B. Shieh, K. C. Saraswat, J. P. McVittie, S. List, S. Nag, M. Islamraja, and R. H. Havemann, “Air-Gap formation during IMD deposition to lower interconnect capacitance,” *IEEE Electron Device Lett.*, vol. 19, pp. 16–18, 1998.

[3.11] K. -M. Chang, J. -Y. Yang, and L.-W. Chen, “A novel technology to form air gap for ULSI application,” *IEEE Electron Device Lett.*, vol. 20, pp. 185–187, 1999.

[3.12] ISE User’s Manual. Synopsys, Inc.



## Chapter 4:

[4.1] K.Werner, “The flowering of flat displays,” *IEEE Spectrum*, vol. 34, no. 5, pp. 45–49, 1997.

[4.2] M. Stewart, R. Howell, L. Pires, M. Hatalis, W. Howard, and O. Prache, “Poly-Si VGA active matrix OLED displays technology and performance,” in *IEDM Tech. Dig.*, 1998, pp. 871–874.

[4.3] A. G. Lewis, D. D. Lee, and R. H. Bruce, “Poly-Si TFT circuit design and performance,” *IEEE J. Solid-State Circuits*, vol. 27, pp. 1833–1841, Dec. 1992.

[4.4] H. Kuriyama, Y. Ishigaki, Y. Fujii, S. Maegawa, S. Maeda, S. Miyamoto, K.

- Tsutsumi, H. Miyoshi, and A. Yasuoka, "A C-switch cell for lowvoltage and high-density SRAMs," *IEEE Trans. Electron Devices*, vol. 45, pp. 2483–2488, Dec. 1998.
- [4.5] K. P. A. Kumar, J. K. O. Sin, C. T. Nguyen, and P. K. Ko, "Kink-free polycrystalline silicon double-gate elevated-channel thin-film transistors," *IEEE Trans. Electron Devices*, vol. 45, pp. 2514–2510, Dec. 1998.
- [4.6] Shengdong Zhang, Ruqi Han, Johnny K.O. Sin, Mansun Chan," Implementation and characterization of self-aligned double-gate TFT with thin channel and thick source/drain", *IEEE Trans. Electron Devices*, vol.49, Issue 5, May 2002 Page(s):718 - 724
- [4.7] Akito Hara, Michiko Takei, Kenichi Yoshino, Fumiyo Takeuchi, Mitsuru Chida, Nobuo Sasaki; Self-aligned top and bottom metal double gate low temperature poly-Si TFT fabricated at 550°C on non-alkali glass substrate by using DPSS CW laser lateral crystallization method, *IEDM Tech. Dig.*, pp. 211 - 214, December 2003.
- [4.8] S. C. Williams, K. W. Kim, M. A. Littlejohn, and W. C. Holton, "Analysis of hot-electron reliability and device performance in 80-nm double-gate SOI n-MOSFETs," *IEEE Trans. Electron Devices*, vol. 46, pp. 1760–1767, Aug. 1999.
- [4.9] T. Sekigawa and Y. Hayashi, "Calculated threshold-voltage characteristics of an XMOS transistor having an additional bottom gate," *Solid State Electron.*, vol.27, pp. 827-829, 1984.